# MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 

### 6.002 - Electronic Circuits <br> Fall 2002

## Problem Set 6

Issued: October 9, 2002
Due: October 16, 2002

Reading Assignment:

- A\&L Chapters 9 and 10 for Thursday, October 10.

Problem 6.1: In this problem, we will examine the behavior of the two stage MOSFET amplifier shown in Figures 1(a). A simplified model of the MOSFET characteristics will be used, namely one in which the characteristics in the triode region $v_{D S}<v_{G S}-V_{T}$ are all compressed to the single $i_{D S}-v_{D S}$ relation $i_{D S}=\frac{K}{2} v_{D S}^{2}$. The MOSFET characteristics with this approximation are illustrated in Figure 1(b). In the saturation region, the characteristics are given by the usual square-law relation $i_{D S}=\frac{K}{2}\left(v_{G S}-V_{T}\right)^{2}$ where $K=2 m A / V^{2}$ and $V_{T}=2 V$. Note: In working this problem use the numerical values of the circuit parameters.


Figure 1: Circuit and characteristic for Problem 6.1
(A) Determine $v_{A}$ as a function of $v_{I N}$ and provide a labeled sketch of this relationship. Indicate on your sketch the values of $v_{A}$ and $v_{I N}$ where $M 1$ transitions from cutoff to saturation and from saturation to the triode region. The result of Problem 5.1 for the amplifier shown in Figure 3a should be helpful in answering this part.
(B) Repeat part (A) for the relationship of $v_{O}$ vs. $v_{A}$. Again, sketch $v_{O}$ vs. $v_{A}$ indicating the values of $v_{O}$ and $v_{A}$ at the two transition points.
(C) For what range of $v_{A}$ will both $M 1$ and $M 2$ operate in the saturation region? What range of $v_{I N}$ does this correspond to?
(D) Determine an expression for $v_{O}$ vs. $v_{I N}$ valid for the input voltage range found in (C).

In parts $(\mathrm{E})$ and $(\mathrm{F})$, let $v_{I N}=3.2 V+v_{i}$ where $v_{i}$ is a small-signal.
(E) Use the expression found in (D) to calculate the gain of this amplifier $v_{o} / v_{i}$.
(F) Draw the small-signal equivalent circuit for the amplifier at the operating point determined by $V_{I N}=3.2 V$. Solve this circuit to find the gain $v_{o} / v_{i}$ and compare with the result obtained in part (E).

Problem 6.2: Figure 2 depicts the amplifier that was the subject of Problem 5.2. Recall that $M 1$ and $M 2$ were identical with $K=1 m A / V^{2}$ and $V_{T}=2 V$, and that $R$ was chosen so that $I_{C}=2 m A$ when $v_{I}=0$. In this case the bias condition for $M 1$ and $M 2$ is $I_{A}=I_{B}=1 m A$. In this


Figure 2: Circuit for Problem 6.2
problem, $v_{I}=v_{i}$, a small-signal input, and we are interested in determining the gain $v_{o} / v_{i}$ where
$v_{o}$ is the small-signal component of the output voltage $v_{O}$. Although you have already solved this problem in PS5, we will take a different tack by using the small-signal equivalent circuit to get the same result.
(A) Draw the small-signal circuit appropriate for this amplifier. Specify all element values.
(B) Solve the circuit drawn in part (A) to determine $v_{o} / v_{i}$.
(C) Now suppose $v_{I}=v_{i}=0$ but a small-signal input $v_{i}^{\prime}$ is inserted between the gate of M2 and ground. Determine $v_{o} / v_{i}^{\prime}$.
(D) Finally suppose inputs $v_{i}$ and $v_{i}^{\prime}$ are applied simultaneously to the gates of $M 1$ and $M 2$, respectively. What would $v_{o}$ be? Explain why this configuration is referred to as a "difference amplifier".

Problem 6.3: Find the equivalent capacitance of the all-capacitor network, and the equivalent inductance of the all-inductor network shown in Figure 3.

(a)

(b)

Figure 3: Networks for Problem 6.3

Problem 6.4: The sources in the networks shown in Figure 4 have step-function time dependence, i.e.,

$$
i_{S}(t)=\left\{\begin{array}{ll}
I_{S} & t>0 \\
0 & t<0
\end{array} \quad v_{1}(t)=\left\{\begin{array}{ll}
V_{1} & t>0 \\
0 & t<0
\end{array} \quad v_{2}(t)= \begin{cases}V_{2} & t>0 \\
0 & t<0\end{cases}\right.\right.
$$

The networks have zero state for $t<0$.
(A) Determine $v(0+)$ and $v(\infty)$, and $i(0+)$ and $i(\infty)$.
(B) Determine the time constants for these networks.
(C) Using the results of (A) and (B) construct $v(t)$ and $i(t)$ for $t>0$.

As part $(\mathrm{C})$ is intended to show, it is not necessary to derive and solve the differential equations for $v(t)$ and $i(t)$ in order to determine their behavior for $t>0$ in this special case of step excitations.
(D) By using the method followed in parts (A)-(C), determine the current $i$ in Figure 4(b) in the


Figure 4: Networks for Problem 6.4
case where

$$
v_{1}(t)= \begin{cases}V_{1} & t>0 \\ 0 & t<0\end{cases}
$$

and $v_{2}(t)=V_{2}$ (constant) for $-\infty<t<\infty$. Assume $i(-\infty)=0$.
(E) For the sources in part (D), determine the current $i_{R_{2}}$ for $t>0$. Notice that the current $i_{R_{2}}$ can be algebraically related to the sources $v_{1}$ and $v_{2}$ and the current $i(t)$.

Problem 6.5: Figure 5 shows a buffer circuit and an equivalent circuit for calculating $v_{1}$. The capacitor $C_{e q}$ represents the effective gate-to-source capacitance of the second MOSFET. As discussed in lecture and as we'll see quantitatively in this problem, this capacitance is critical to the speed at which the buffer can operate. Assume that $v_{I N}$ is a square wave of period $T$ and amplitude $V_{S}$ as indicated in Figure 6.


Figure 5: A simple buffer and an equivalent circuit for calculating $v_{1}(t)$
(A) Assume $R C_{e q} \ll T / 2$ so that the capacitor is fully charged at $t=0-$. Determine and sketch $v_{1}(t)$ for $0<t<T / 2$ using the SR model for the MOSFET with $R_{O N} \ll R$ and $V_{S}>V_{T}$.


Figure 6: Time function for $v_{I N}$
(B) What is the time delay between the Lo-Hi transition of the input and the time when $v_{1}$ falls below an output low threshold $V_{O L}$ ?
(C) Determine and sketch $v_{1}(t)$ for $T / 2<t<T$, again assuming that $R C_{e q} \ll T / 2$. What is the time delay between the time of a Lo-Hi transition at the input and the time when $v_{1}$ rises above an output high threshold $V_{O H}$ ?
(D) For fixed $C_{e q}$ and $V_{S}$, the switching speed of this buffer can be reduced by reducing the resistance $R$ of the pull-up resistor. What price is paid for increasing the speed by reducing $R$ ?

