# MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 

6.002 - Electronic Circuits<br>Fall 2002

Quiz 2 Solutions

Name: $\qquad$ Recitation Section: $\qquad$

Recitation Instructor: $\qquad$ Teaching Assistant: $\qquad$

Enter all your work and your answers directly in the spaces provided on the printed pages. Make sure that your name is on all sheets. Use the backs of the printed pages as scratch paper, but we will only grade the work that you neatly transfer to the spaces on the printed pages. Answers must be derived or explained, not just simply written down. The quiz is closed book, but calculators are allowed.

This quiz contains 8 pages including the cover sheet. Make sure that your quiz contains all 8 pages and that you hand in all 8 pages.

| Problem | Points | Grade | Grader |
| :---: | :---: | :---: | :---: |
| 1 | 50 |  |  |
| 2 | 50 |  |  |
| Total | 100 |  |  |

Problem 1: (50 points) Figure 1(a) shows a simple one-stage MOSFET amplifier. The inputoutput relationship is graphed in Figure 1(b), where the solid curve indicates operation in the saturated region and the dashed curves indicate operation in the cutoff and triode regions.


Figure 1: Circuit and characteristic for Problem 1
(A) Determine the MOSFET threshold voltage $V_{T}$ and the power supply voltage $V_{S}$.

$$
V_{T}=\underline{2 V}
$$

$$
V_{S}=\underline{12 V}
$$

(B) Determine the MOSFET parameter $K$.

$$
\begin{aligned}
v_{O} & =V_{S}-R_{L} K / 2\left(v_{I}-V_{T}\right)^{2}=12 V-10^{3} \Omega \cdot K\left(v_{I}-2 V\right)^{2} \\
\text { Using point } v_{I} & =4 V, v_{O}=2 V \\
2 V & =12 V-10^{3} \Omega \cdot K(4 V-2 V)^{2} \Rightarrow K=2.5 \mathrm{~mA} / V^{2}
\end{aligned}
$$

$$
K=\underline{2.5 m A / V^{2}}
$$

(C) Determine the minimum and maximum small-signal gain $\left|\frac{v_{o}}{v_{i}}\right|$ in the saturated region. A graphical solution is acceptable.

$$
\left|\frac{v_{o}}{v_{i}}\right|=R_{L} K\left(v_{I}-V_{T}\right)=5 V^{-1}\left(v_{I}-2 V\right)
$$

If $v_{I} \in[2,4]$ then $\left|\frac{v_{o}}{v_{i}}\right| \in[0,10]$
$\min \left|\frac{v_{o}}{v_{i}}\right|=\underline{0}$
$\max \left|\frac{v_{o}}{v_{i}}\right|=\underline{10}$

The circuit shown in Figure 2 is used to bias the amplifier and inject an input signal to be amplified. The values of $R_{1}$ and $R_{2}$ are to be determined.


Figure 2: Circuit for Problem 1(D), where $v_{O}=V_{O}+v_{o}$
(D) Determine the bias voltage $E_{I}$ (with respect to ground) such that equal positive and negative excursions of $v_{o}$ can be as large as possible without leaving the saturation region.

For maximum excursions, center $V_{O}$ in the middle of the saturation region, i.e., $V_{O}=7 \mathrm{~V}$.
With $v_{i}=0 V$ (since it is small-signal and we're computing bias conditions),
choose $E_{I}$ such that $V_{O}=7 \mathrm{~V}$.
$7 V=12 V-5 / 2 V^{-1}\left(E_{I}-2 V\right)^{2} \Rightarrow E_{I}=(2+\sqrt{2}) V \approx 3.4 V$
$E_{I}=\underline{3.4 V}$
(E) The resistors in Figure 2 satisfy the constraint $R_{1}+R_{2}=10 k \Omega$. Determine values for $R_{1}$ and $R_{2}$ so that the bias voltage $E_{I}$ will be that found in part (D).

$$
\begin{aligned}
E_{I} & =\frac{R_{2}}{R_{1}+R_{2}} 5 V-\frac{R_{1}}{R_{1}+R_{2}} 5 V=\frac{5 V}{10 k \Omega}\left(R_{2}-R_{1}\right) \\
& R_{2}-R_{1}=(4+2 \sqrt{2}) k \Omega \\
& R_{1}+R_{2}=10 k \Omega \\
& \Rightarrow R_{1}=(3-\sqrt{2}) k \Omega \approx 1.6 k \Omega \\
& \Rightarrow R_{2}=(7+\sqrt{2}) k \Omega \approx 8.4 k \Omega
\end{aligned}
$$

$$
\begin{aligned}
& R_{1}=\underline{1.6 k \Omega} \\
& R_{2}=\underline{8.4 k \Omega}
\end{aligned}
$$

(F) Draw the small-signal circuit valid for the operating point defined in part (D). Label the numerical values of all circuit parameters and determine the small-signal gain at this operating point from your circuit.


$$
\begin{aligned}
g_{m} & =\frac{i_{d}}{v_{g s}}=\left.\frac{\partial i_{D}}{\partial v_{G S}}\right|_{v_{G S}=E_{I}}=K\left(E_{I}-V_{T}\right) \\
& =2.5 m A / V^{2}[(2+\sqrt{2}) V-2 V]=\frac{5 \sqrt{2}}{2} m \mho \approx 3.5 m \mho
\end{aligned}
$$

Gain:

$$
\begin{aligned}
\frac{v_{o}}{v_{i}} & =-2 k \Omega \cdot \frac{5 \sqrt{2}}{2} m \mho=-5 \sqrt{2} m \mho \approx-7 \\
\left|\frac{v_{o}}{v_{i}}\right| & =5 \sqrt{2} m \mho \approx 7
\end{aligned}
$$

Problem 2: (50 points) The circuit of Figure 3 is a model for a proposed logic inverter which is to join a logic family whose members must satisfy the following digital discipline:


Figure 3: Circuit for Problem 2
Switch S is controlled by the voltage $v_{I N}$ such that it is open when $v_{I N} \leq 1.8 V$ and closed otherwise. Also, $I_{S}=0.5 \mathrm{~mA}$ in the current source.
(A) Fill in the following table with the output voltages which will result if the circuit is supplied by input voltages which satisfy the digital discipline:

| Input | $v_{O U T}(V)$ |
| :---: | :---: |
| High | 0 V |
| Low | 5 V |

If $v_{I N}<v_{I L}=1.55 \mathrm{~V}$ then switch S is open and $v_{\text {OUT }}=0.5 \mathrm{~mA} \times 10 \mathrm{k} \Omega=5 \mathrm{~V}$.
If $v_{I N}>v_{I H}=3.3 \mathrm{~V}$ then switch S is closed, the output terminal is shorted and $v_{O U T}=0 \mathrm{~V}$.
(B) Each gate in this logic family will have the same input resistance $R_{I N}$. One of the requirements of this gate is that it be able to drive up to three other gates from this family, connected in parallel. Find the minimum allowable value of $R_{I N}, R_{\text {min }}$, such that this gate will satisfy the digital discipline under all acceptable operating configurations.

The constraint is $\left(R_{\text {min }} / 3 \| 10 k \Omega\right) \times I_{S}=V_{O H}$. $\Rightarrow R_{\text {min }}=120 \mathrm{k} \Omega$

$$
R_{\min }=\underline{120} k \Omega
$$

(C) What is the noise margin for this logic family (i.e., what is the maximum noise amplitude in $V$ that can appear anywhere in a circuit in which this logic family is used such that all the gates in this circuit are guaranteed to operate properly)?

$$
\begin{aligned}
\text { Noise } \operatorname{margin} & =\min \left\{V_{I L}-V_{O L}, V_{O H}-V_{I H}\right\} \\
& =\min \{1.55 \mathrm{~V}-1.0 \mathrm{~V}, 4.0 \mathrm{~V}-3.3 \mathrm{~V}\} \\
& =\min \{0.55 \mathrm{~V}, 0.7 \mathrm{~V}\} \\
& =0.55 \mathrm{~V}
\end{aligned}
$$

(D) Circle the logic expressions which describe the logic functions implemented by the circuits shown in Figures 4 and 5 from the respective lists below each figure. The circuits employ the logic inverter of Figure 3 (indicated by a rectangular box). You may assume that each MOSFET has threshold voltage, $V_{T}$, of 2.0 V .


Figure 4: Logic circuit for Problem 2(D)

$$
\begin{array}{cccc}
z=\overline{x y} & z=\bar{x} \bar{y} & z=x+y & z=\overline{x+y} \\
z=y & z=\bar{x}+x y & z=\bar{x} y & z=x \\
\overline{\bar{x} \bar{y}}=x+y &
\end{array}
$$



Figure 5: Logic circuit for Problem 2(D)

$$
\begin{array}{ccc}
z=\overline{x y} & z=\bar{x} \bar{y} & z=x+y \\
z=y & z=\bar{x}+x y & z=\bar{x} y \\
\overline{\bar{x}(\bar{x}+\bar{y})}=x & \boxed{z=x} \\
&
\end{array}
$$

