


NOTES FOR 6.002 LECTURE #22, MAY 1, 2003

OPERATIONAL AMPLIFIERS IN SATURATION: THE LIMITS ON OUTPUT VOLTAGE ARE EASILY MODELED BY ADDING IDEAL DIODES:



WHEN $v > v_o > -V$ BOTH DIODES ARE REVERSE BIASED OR OFF

WHEN $v_o = +V$ THE UPPER DIODE CLOSES (CONDUCTS) AND CLAMPS v_o AT THIS LEVEL.


WHEN $v_o = -V$ THE LOWER DIODE CLOSES AND CLAMPS v_o AT THIS LEVEL.

IN REALITY THE OP-AMP SATURATES AT SLIGHTLY SMALLER VALUES OF $|v_o|$. THIS DIFFERENCE CAN BE IGNORED IN MOST CASES.

THE MODEL ABOVE APPLIES - AT LEAST IMPLICITLY IN APPLICATIONS SUCH AS SCHMITT TRIGGERS AND OSCILLATORS.

THE NEXT THREE PAGES ARE REPRINTS FROM LECTURE #21

AN OP-AMP CAN BE USED AS A COMPARATOR BY EXPLOITING THE LIMITS ($\pm V_S$, THE SUPPLY VOLTAGES) ON THE OUTPUT VOLTAGE.




IF $V_+ < V_{REF}$, $V_0 = -V_S$

IF $V_+ > V_{REF}$, $V_0 = +V_S$


SLEW RATE IS VERY HIGH ($\sim 20 V/\mu SEC$)

CONSIDER THE EFFECT OF POSITIVE FEEDBACK AROUND THE COMPARATOR:



$V_+ = V_I \frac{R_2}{R_1+R_2} + V_0 \frac{R_1}{R_1+R_2}$ (SUPERPOSITION)

IF $V_+ > V_{REF}$, $V_0 = +V_S$
 IF $V_+ < V_{REF}$, $V_0 = -V_S$ } TWO STABLE STATES




ASSUME CIRCUIT IS IN $V_0 = -V_S$. WHAT IS THE CONSTRAINT ON V_I TO STAY THERE?

$V_+ < V_{REF}$ OR: $(V_I \frac{R_2}{R_1+R_2} - V_S \frac{R_1}{R_1+R_2}) < V_{REF}$

EQUIVALENTLY: $V_I < V_{REF} (\frac{R_1+R_2}{R_2}) + V_S \frac{R_1}{R_2}$

ASSUME CIRCUIT IS IN THE STATE $V_0 = +V_S$. THE CORRESPONDING CONDITION TO STAY THERE IS:

$V_+ > V_{REF}$ OR: $V_I > V_{REF} (\frac{R_1+R_2}{R_2}) - V_S \frac{R_1}{R_2}$



TO DETERMINE THE PERIOD FOCUS ON INTERVAL MARKED $T/2$ AND LET $t' = 0$ AT START OF THIS INTERVAL. BY INSPECTION:

$$v_c(t') = -V_s + \frac{3}{2}V_s e^{-t'/\tau}$$

THIS INTERVAL ENDS WHEN

$$v_c(t') = -V_s/2 \text{ OR WHEN } e^{-t'/\tau} = \frac{1}{3} \text{ AT THIS TIME } t' = T/2$$

$$\frac{T}{2} = \tau \ln 3$$

$$T = 2\tau \ln 3$$

THE CLOCK IN LAB #4 IS DIFFERENT IN DETAIL, BUT RELIES ON POSITIVE FEEDBACK AROUND AN AMPLIFIER, A FET INVERTER, WHICH SATURATES AT BOTH ENDS OF THE TRANSFER CHARACTERISTIC.

THE ANALYSIS PROCEEDS AS IN THE CIRCUIT ABOVE.