• Please put your name in the space provided below, and circle the name of your recitation
  instructor and the time of your recitation.

• Do all of your work on the pages contained within this exam. In particular, do your work for
  each question within the boundaries of the question, or on the back side of the page preceding
  the question. When finished, put your answer to each question in the corresponding answer
  box at the bottom of the page on which the question in written.

• You may use one double-sided page of notes while taking this exam.

• Final grades in 6.002 will not be given out by phone or by e-mail. Rather, they should be
  available through WEBSIS by May 22. You may review and take back your final exam on
  or after May 22.

• Good luck!

Name: ____________________________

Instructor: Freidberg 9 10  Chandrakasan 10 11  Cooke 11 12  Weiss 1 2
Problem 1 - 20%

This problem involves determining the transient responses of the three circuits shown below. For each circuit, determine the response analytically, and then graph the response on the axis provided. Clearly label each graph.

(1A) The terminal characteristics of part of this circuit are described graphically. At $t = 0$, the switch *opens*. Determine $v(t)$ for $t \geq 0$.

\[
\begin{array}{c}
\text{v(t)} \\
\end{array}
\]
(1B) This circuit is initially at rest. At $t = 0$, the voltage source provides an impulse of area $\Lambda$. Determine $i_{\text{OUT}}(t)$ for $t \geq 0^+$. 

\[
\begin{align*}
\Lambda & \quad v_{\text{IN}}(t) \\
R_1 & \quad R_2 \\
L & \quad i_{\text{OUT}}(t)
\end{align*}
\] 

\[
i_{\text{OUT}}(t) =
\]
(1C) This circuit is initially at rest. At \( t = 0 \), the voltage source takes a step. Assume that the op-amp is ideal. Determine \( v_{OUT}(t) \) for \( t \geq 0 \).
Problem 2 – 20 %

This problem focuses on NMOS digital logic circuits built with MOSFETs and pull-up resistors. Model each MOSFET with a switch-resistor model having a threshold voltage $V_T$ and on-state resistance $R_{ON}$. Also include the gate-to-source capacitance $C_{GS}$ in the model. Finally, let $V_T \equiv V_S/2$ and assume that $R_{ON} \ll R_{PU}$.

(2A) Consider the cascaded inverters shown below. Determine the fall time $T_F$ and the rise time $T_R$ of the first inverter in terms of the MOSFET model and circuit parameters. The fall time is defined here as the delay from the time that $v_1(t)$ rises past $V_T$ to the time $v_2(t)$ falls past $V_T$; the rise time is the delay from the time that $v_1(t)$ falls past $V_T$ to the time $v_2(t)$ rises past $V_T$. Assume that the circuit is at rest before $v_1(t)$ passes $V_T$ in both cases, and make reasonable approximations based on the inequality $R_{ON} \ll R_{PU}$.

\[ T_F = \quad T_R = \]
(2B) Assuming that the logic level 0 is represented by a voltage below $V_T$, and that a logic level 1 is represented by a voltage above $V_T$, determine the truth table for the circuit shown below that describes its operation at rest. Also, design an alternative NMOS circuit implementation that uses fewer MOSFETs and fewer resistors.

![Circuit Diagram]

<table>
<thead>
<tr>
<th>Truth Table</th>
<th>IN1</th>
<th>IN2</th>
<th>OUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Implementation:
(2C) Consider the original circuit from Part (B) at rest with $v_{IN1} < V_T$ and $v_{IN2} > V_T$ prior to $t = 0$. At $t = 0$, $v_{IN1}$ rises above $V_T$ while $v_{IN2}$ simultaneously falls below $V_T$. For these inputs, sketch and clearly label the time dependence of $v_{OUT}(t)$ on the axis provided below from slightly before $t = 0$ until slightly after $v_{OUT}(t)$ reaches its steady state. Again, make reasonable approximations based on the inequality $R_{ON} \ll R_{PU}$. 
Problem 3 - 20%

In this problem a MOSFET and pull-down resistor having resistance $R_{PD}$ are used to transmit digital data down a transmission line having inductance $L$ as shown below. At the end of the transmission line is a receiving MOSFET having gate-to-source capacitance $C_{GS}$. Model the transmitting MOSFET with a switch-resistor model having on-state resistance $R_{ON}$.

(3A) Assume that $v_{IN}$ turns the transmitting MOSFET off at $t = 0$ after it was on for a very long time. In this case, derive but do not solve the differential equation that describes the evolution of $v(t)$, the gate-to-source voltage of the receiving MOSFET. Also provide the corresponding initial conditions in terms of $v(t)$ and its derivatives at $t = 0$.

Eqn:

IC:
(3B) Assume that $v_{IN}$ turns the transmitting MOSFET on at $t = 0$ after it was off for a very long time. In this case, derive \textit{but do not solve} the differential equation that describes the evolution of $v(t)$, the gate-to-source voltage of the receiving MOSFET. Also provide the corresponding initial conditions in terms of $v(t)$ and its derivatives at $t = 0$. 

Eqn: 

IC:
(3C) Assume that $R_{ON} \ll \sqrt{L/C_{GS}} \ll R_{PD}$. In this case, which of the following sketches best describes the evolution of $v(t)$ given that the transmitting MOSFET turns on at $T_{ON}$ and off at $T_{OFF}$? Why?

Sketch: Why?
Problem 4 – 20%

A MOSFET amplifier is coupled to an inductive load through a capacitor as shown below. The MOSFET is biased into saturated operation by the large signal $V_{IN}$ so that $i_D(t) = \frac{K}{2} (v_{GS}(t) - V_T)^2$. In addition, the MOSFET is excited by the small signal $v_{in}(t)$.

(4A) Let $v_{in}(t) = 0$, and determine $I_D$ and $I_L$, the large-signal bias components of $i_D(t)$ and $i_L(t)$, respectively, in terms of $V_{IN}$ and the MOSFET and circuit parameters.

$I_D =$ 

$I_L =$
(4B) Draw a small-signal circuit model that relates $i_i(t)$, the small-signal component of $i_L(t)$, to $v_{in}(t)$. Clearly label all parameters in the small-signal circuit model.
(4C) Assume that \( v_{in}(t) = \Re \{ V_{in} e^{j\omega t} \} \) such that \( i_{1}(t) = \Re \{ I_{1} e^{j\omega t} \} \) where \( V_{in} \) and \( I_{1} \) are complex constants. Determine \( I_{1} \) in terms of \( V_{in} \) and the small-signal circuit model parameters.

\[
I_{1} = \]

Problem 5 – 20%

The circuit shown below has two non-negative input voltages, \(v_{IN1}(t)\) and \(v_{IN2}(t)\), and one output voltage \(v_{OUT}(t)\); two intermediate voltages, \(v_{MID1}(t)\) and \(v_{MID2}(t)\), are also defined. In analyzing this circuit, assume that each op-amp is ideal and that each MOSFET operates in its saturation region so that \(i_D(t) = \frac{K}{2}(v_{GS}(t) - V_T)^2\).

(5A) Determine \(v_{MID1}(t)\) as a function of \(v_{IN1}(t)\).

\[ v_{MID1}(t) = \]
(5B) Determine $v_{\text{OUT}}(t)$ as a function of $v_{\text{MID}_1}(t)$ and $v_{\text{MID}_2}(t)$.

$v_{\text{OUT}}(t) =$
(5C) Determine $v_{\text{OUT}}(t)$ as a function of $v_{\text{IN1}}(t)$ and $v_{\text{IN2}}(t)$.

$v_{\text{OUT}}(t) =$