


MOS Inverters

NMOS - Resistor pull-up:



$$V_{out} = V_{DD} - I_D R$$


When $I_D = 0$ ($V_{in} < V_{Tn}$)

$$\Rightarrow V_{out} = V_{DD}$$

When $V_{in} > V_{Tn}$, V_{out} is low.

How do we increase the noise margins?

- increase transconductance (increase current).
- increase R.



When $V_{in} < V_{Tn}$

$$V_{out_MAX} = V_{DD} \text{ for both } R_s.$$

When $V_{in} = V_{GS4}$,

$$V_{out_MIN} = V_1 \text{ for bigger load.}$$

$$V_{out_MIN} = V_2 \text{ for smaller load.}$$

Conclusion: Bigger load gives greater NM:

$$NM_H = V_{OH} - V_{IH}$$


$$NM_L = V_{IL} - V_{OL}$$

$$NM_{HR1} = V_{OH} - V_{IH}$$

$$NM_{HR2} = V_{OH}^* - V_{IH}^* \leftarrow \text{This is greater}$$

$$NM_{LR1} = V_{IL} - V_{OL}$$


$$NM_{LR2} = V_{IL}^* - V_{OL}^*$$



• Drawback of higher R \Rightarrow greater RC-time delay.


• Drawback of higher $g_m \Rightarrow$ wider transistor = more capacitance.

A Better Way \Rightarrow CMOS - inverter:



- Power source (V_{DD}) has path to ground only for very short time during switching. This leads to higher noise margins, faster switching & lower power consumption.

- When V_{IN} low, NMOSFET is cut off $\Rightarrow C_L$ charged up to V_{DD} w/ I_D flowing through PFET.
- When V_{IN} high, PFET is cut off $\Rightarrow C_L$ discharged to 0 w/ I_D flowing through NFET.



What is V_M ?


\Rightarrow NFET & PFET both in saturation region when $V_{IN} = V_{OUT} = V_M$

$$I_{Dn} = \frac{1}{2} k_n (V_M - V_{Tn})^2 \quad \& \quad -I_{Dp} = \frac{1}{2} k_p (V_{DD} - V_M + V_{Tp})^2$$


Setting these equal to each other:

$$V_M = \frac{V_{Tn} + \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{Tp})}{1 + \sqrt{\frac{k_p}{k_n}}}$$

What is voltage gain?



CMOS Low frequency small signal



$$g_{mn} = k_n (V_M - V_{Tn})$$

$$r_{on} = \frac{1}{\lambda_n I_{Dn}}$$

$$g_{mp} = k_p (V_{DD} - V_M + V_{Tp})$$

$$r_{op} = \frac{1}{\lambda_p I_{Dp}}$$

CMOS - inverter

$$A_v = -(g_{mn} + g_{mp})(r_{on} || r_{op})$$

$$V_{IL} = V_M + \frac{(V_{DD} - V_M)}{A_v} \quad \& \quad V_{IH} = V_M - \frac{V_M}{A_v}$$

$$NM_L = V_{IL} - V_{OL} = V_M + \frac{(V_{DD} - V_M)}{A_v}$$

$$NM_H = V_{OH} - V_{IH} = V_{DD} - V_M + \frac{V_M}{A_v}$$

Transient Analysis:

$t_{PHL} \Rightarrow$ time it takes from input transition from low to high to output transition from high to 50% of $(V_{OH} - V_{OL})$.

$t_{PLH} \Rightarrow$ time it takes from input transition from high to low to output transition from low to 50% of $(V_{OH} - V_{OL})$.

so,
$$t_{PHL} = \frac{C_L \Delta V}{I_D}$$
 \leftarrow total charge to be removed from load capacitance.
 \leftarrow rate at which the charge can be removed.


$$t_{PHL} = \frac{C_L \Delta V}{\frac{1}{2} k_n (V_{DD} - V_{TN})^2} \quad \& \quad C_L = C_G + C_{DB} + C_{wire}$$

$$C_{DB} = W_n L_{diffn} (C_{Jn}) + W_p L_{diffp} (C_{Jp}) + (W_n + 2L_{diffn}) C_{JSWn} + (W_p + 2L_{diffp}) C_{JSWp}$$

$$C_G = \sum_{load, inv.} C_{In} \quad \text{where} \quad C_{In} = C_{ox}(W \cdot L)_p + C_{ox}(W \cdot L)_n$$

C_{wire} is parasitic capacitance of wiring/connections.

Pass Gates



Average NFET Current for a low-to-high transition:

$$\begin{aligned} \overline{I_{DLHn}} &= \frac{I_{DLHn}(V_{out} = 0V) + I_{DLHn}(V_{out} = \frac{V_{OH}}{2})}{2} \\ &= \frac{\frac{k_n}{2}(V_{DD} - V_{T0n})^2 + \frac{k_n}{2}(V_{DD} - \frac{V_{OH}}{2} - V_{Tn})^2}{2} \end{aligned}$$

Average PFET Current for same transition:

$$\overline{I_{DLHp}} = \frac{k_p}{2}(V_{DD} + V_{T0p})^2$$

$$t_{PLH} = \frac{(C_{LHL} \frac{V_{OH}}{2})}{(\overline{I_{DLHn}} + \overline{I_{DLHp}})}$$

parasitics (= $C_{DB} + C_{wire}$).

$$C_{LHL} = C_G + C_p + \frac{2}{3}(WL)_n C_{ox} + W_p C_{ox}$$

gate caps of load.

NFET C_{gs} in saturation.

PFET C_{dg} in saturation.

$$t_{PHL} = \frac{(C_{LHL} \frac{V_{OH}}{2})}{(\overline{I_{DHLn}} + \overline{I_{DHLp}})}$$

$$\overline{I_{DHLp}} = \frac{k_p}{2}(V_{DD} + V_{T0p})^2 + \frac{k_p}{2}(V_{DD} - \frac{V_{OH}}{2} + V_{T0p})^2$$

$$\overline{I_{DHLn}} = \frac{k_n}{2}(V_{DD} - V_{T0n})^2$$

$$C_{LHL} = C_G + C_p + \frac{2}{3}(WL)_p C_{ox} + W_n C_{ox}$$