

## Logic Synthesis

- · Primitive logic gates, universal gates
- Truth tables and sum-of-products
- · Logic simplification
- Karnaugh Maps, Quine-McCluskey
- General implementation techniques: muxes and look-up tables (LUTs)

Handouts

- · lecture slides.
- LPset #2

Reminder: Lab #1 due this Thursday!

6.111 Fall 2018 Lecture 2


#### Late Policies

- Lab 1 check-offs sign-up on checkoff queue in lab FIFO during staffed lab hours. Note bench number...
- Please don't assume that you can wait until the last minute!
- No check-offs Saturday
- · Checkoff must start no later 2 hours before lab closes
- Lab grade = Checkoff + Verilog grade
- · Late labs:
  - 20%/day late penalty (no penalty for Saturday)
  - Max penalty 80% reduction.
  - Penalty waived for first 6 slack days. This covers illness, interviews, overload, etc.
- A missing lab will result in a failing grade. We've learned that if you're struggling with the labs, the final project won't go very well.
- Lpset must be submitted on time or use slack days



#### Lab Hours

Lab hours: eds.mit.edu/labs Sun 1-11:45p, M-R 9-11:45p, F 9-5p



6.111 Fall 2018 Lecture 2 2

### Conflicts

week			general e	6.111	6.034	6.036
	#			lso in the other subject also in the other subject	and the second	10 20%
7	Oct 15	Mon				
	Oct 16	Tue				hw5 due (sec 1,2)
	Oct 17	Wed				
	Oct 18	Thu				hw5 due (sec 3-6)
	Oct 19	Fri		Lab 5 checkoff	Quiz 2	
	Oct 20	Sat				
	Oct 21	Sun				
week			general e	6.111	6.034	6.036
	#			Iso in the other subject:		10
		% o	f 6.111 who are a	iso in the other subject.	28%	20%
10	Nov 05	Mon	f 6.111 who are a	iso in the other subject.	28% Quiz 3	20%
10	1000000000	_	f 6,111 who are a	Design presentation		20% hw8 due (sec 1,2)
10	1000000000	Mon	f 6,111 who are a	Design		
10	Nov 06	Mon	Birth of the Báb/Birth of	Design		
10	Nov 06 Nov 07	Mon Tue Wed	Birth of the	Design presentation  Design		hw8 due (sec 1,2)
10	Nov 06 Nov 07 Nov 08	Mon Tue Wed Thu	Birth of the Báb/Birth of	Design presentation  Design		hw8 due (sec 1,2)

6.111 Fall 2018 Lecture 2 3 6.111 Fall 2018 Lecture 2 4

## Schematics & Wiring


- IC power supply connections generally not drawn. All integrated circuits need power!
- Use standard color coded wires to avoid confusion.
  - -red: positive
  - -black: ground or common reference point
  - -Other colors: signals
- · Circuit flow, signal flow left to right
- Higher voltage on top, ground negative voltage on bottom
- Neat wiring helps in debugging!

Wire Gauge

- Wire gauge: diameter is inversely proportional to the wire gauge number.
   Diameter increases as the wire gauge decreases. 2, 1, 0, 00, 000(3/0) up to 7/0.
- Resistance
  - -22 gauge .0254 in 16 ohm/1000 feet
  - -12 gauge .08 in 1.5 ohm/1000 feet
  - -High voltage AC used to reduce loss
- 1 cm cube of copper has a resistance of 1.68 micro ohm (resistance of copper wire scales linearly: length/area)


6.111 Fall 2018 5 6.111 Fall 2018

#### CMOS Forever?



Diminishing Returns \*

Creating smaller circuitry has placed more transistors on chips but triggered higher costs.



\* Intel

"Billionths of a meter

6.111 Fall 2018 Lecture 2

0,111 | 411 2010


6.111 Fall 2018

Lecture 2

7

### Timing Specifications

Propagation delay ( $t_{PD}$ ): An <u>upper bound</u> on the delay from valid inputs to valid outputs (aka " $t_{PD,MAX}$ ")




Lecture 2

## Contamination Delay

an optional, additional timing spec

Contamination delay(t<sub>CD</sub>): A <u>lower bound</u> on the delay from invalid inputs to invalid outputs (aka "tph MIN")



Do we really need †<sub>CD</sub>?


Usually not ... it'll be important when we design circuits with registers (coming soon!)

If ton is not specified, safe to assume it's 0.

6.111 Fall 2018 Lecture 2

## The Combinational Contract

A-DO-B 
$$\frac{A \cdot B}{0 \cdot 1} \quad t_{PD} \text{ propagation delay}$$
$$t_{CD} \text{ contamination delay}$$




1. No Promises during XXXXX

6.111 Fall 2018

2. Default (conservative) spec:  $t_{CD} = 0$ 

## Functional Specifications



Α	В	С	У
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

3 binary inputs so 23 = 8 rows in our truth table


An concise, unambiguous technique for giving the functional specification of a combinational device is to use a truth table to specify the output value for each possible combination of input values (N binary inputs  $\rightarrow$  2N possible combinations of input values).

6,111 Fall 2018 Lecture 2 11 6.111 Fall 2018 Lecture 2 12

## Here's a Design Approach

 Write out our functional spec as a truth table

2.	Write down a Boolean expression with
	terms covering each '1' in the output:



#### SUM-OF-PRODUCTS




 $B \mid C \mid Y$ 

Sum (+): ORs
Products (•): ANDs

6.111 Fall 2018 Lecture 2

## S-O-P Building Blocks



6.111 Fall 2018 Lecture 2 14

## Straightforward Synthesis

$$Y = \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot C + A \cdot B \cdot \overline{C} + A \cdot B \cdot C$$


We can use


SUM-OF-PRODUCTS to implement *any* logic

function.

Only need 3 gate types: INVERTER, AND, OR


Propagation delay:





 No more than 3 gate delays assuming gates with an arbitrary number of inputs. But, in general, we'll only be able to use gates with a bounded number of inputs (bound is ~4 for most logic families).

## ANDs and ORs with > 2 inputs




16

13

## SOP w/ 2-input gates

Previous example restricted to 2-input gates:



	INV	AND2	OR2
† <sub>PD</sub>	8p <i>s</i>	15ps	18ps
† <sub>C</sub>	1ps	3ps	3ps
D			


Using the timing specs given to the left, what are  $t_{PD}$  and  $t_{CD}$  for this combinational circuit?

Hint: to find overall tpD we need to find max tpD considering all paths from inputs to outputs.

6.111 Fall 2018 Lecture 2

#### More Building Blocks


CMOS gates are naturally inverting so we want to use NANDs and NORs in CMOS designs...




18

#### NAND - NOR Internals

#### Dual-In-Line Package



NAND



This device contains four independent gates each of which performs the logic NAND function.

#### Universal Building Blocks


NANDs and NORs are universal:

Any logic function can be implemented using only NANDs (or, equivalently, NORs). Note that chaining/treeing technique doesn't work directly for creating wide fan-in NAND or NOR gates. But wide fan-in gates can be created with trees involving both NANDs, NORs and inverters.

#### SOP with NAND/NOR


When designing with NANDs and NORs one often makes use of De Morgan's laws: De Morgan-ized NAND symbol


NAND form:  $\overline{A \cdot B} = \overline{A} + \overline{B}$ 






So the following "SOP" circuits are all equivalent (note the use of De Morgan-ized symbols to make the inversions less confusing):







AND/OR form

NAND/NAND form

This will be handy in Lab 1 since you'll be able to use just 7400's to implement your circuit!

NOR/NOR form

All these "extra" inverters may seem less than ideal but often the buffering they provide will reduce the capacitive load on the inputs and increase the output drive.

23

6 111 Fall 2018 Lecture 2

#### Logic Simplification

· Can we implement the same function with fewer gates? Before trying we'll add a few more tricks in our bag.

BOOLEAN ALGEBRA:

a+1=1 a+0=a a+a=aOR rules: AND rules:  $a \cdot 1 = a$   $a \cdot 0 = 0$   $a \cdot a = a$ Commutative: a+b=b+a  $a \cdot b=b \cdot a$ 

Associative: (a+b)+c=a+(b+c)  $(a \cdot b) \cdot c=a \cdot (b \cdot c)$ Distributive:  $a \cdot (b+c) = a \cdot b + a \cdot c$   $a+b \cdot c = (a+b) \cdot (a+c)$ 

Complements:  $a + \overline{a} = 1$   $a \cdot \overline{a} = 0$ 

Absorption:  $a+a\cdot b=a$   $a+a\cdot b=a+b$   $a\cdot (a+b)=a$   $a\cdot (a+b)=a\cdot b$ 

De Morgan's Law:  $\overline{a \cdot b} = \overline{a} + \overline{b}$   $\overline{a + b} = \overline{a} \cdot \overline{b}$ Reduction:

 $a \cdot b + \overline{a} \cdot b = b$   $(a+b) \cdot (\overline{a}+b) = b$ 



Key to simplification: equations that match the pattern of the LHS (where "b" might be any expression) tell us that when "b" is true, the value of "a" doesn't matter. So "a" can be eliminated from the equation, getting rid of two 2-input ANDs and one 2-input OR.

6.111 Fall 2018 Lecture 2

#### **Boolean Minimization:**

An Algebraic Approach

Lets simplify the equation from slide #3:

$$Y = \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot C + A \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

Using the identity

$$\alpha A + \alpha \overline{A} = \alpha$$

For any expression  $\alpha$  and variable A:

$$Y = \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot C + A \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

$$Y = B \cdot C + A \cdot C + A \cdot B$$

The tricky part: some terms participate in more than one reduction so can't do the algebraic steps one at a time!


## Karnaugh Maps: A Geometric Approach

K-Map: a truth table arranged so that terms which differ by exactly one variable are adjacent to one another so we can see potential reductions easily.

Lecture 2

Α	В	C	У
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Here's the layout of a 3-variable K-map filled in with the values from our truth table:






It's cyclic. The left edge is adjacent to the right edge. It's really just a flattened out cube.

## On to Hyperspace

Here's a 4-variable K-map:

			AB				
	Z	00	01	11	10		
CD	00	1	0	0	1		
	01	0	0	0	0		
	11	1	1	0	1		
	10	1	1	0	1		



Again it's cyclic. The left edge is adjacent to the right edge, and the top is adjacent to the bottom.

We run out of steam at 4 variables - K-maps are hard to draw and use in three dimensions (5 or 6 variables) and we're not equipped to use higher dimensions (> 6 variables)!

6.111 Fall 2018 Lecture 2 25

## Write Down Equations


Write down a product term for the portion of each cluster/subcube that is invariant. You only need to include enough terms so that all the 1's are covered. Result: a minimal sum of products expression for the truth table.


			A	В	_	
		00	01	11,	10	<b>1</b>
С	0	0	0	1	0	$Y = A \cdot C + B \cdot C + A \cdot B$
C	1	0	1	1.1	1	
				C <sub>2</sub> ···		We're done!
			A	В		\ <b>_</b>
	Z	00	01	11	10	····
	00	. 1	0	0	1	Life in the second seco
CD	01	0	0	0	0	$Z = \overline{B} \cdot \overline{D} + \overline{B} \cdot C + \overline{A} \cdot C$
CD	11	1	1	0	1	$Z = B \cdot D + B \cdot C + A \cdot C$
	10	11	1	0	1	
6.111 Fall 2018				_	-	Lecture 2

#### Finding Subcubes

We can identify clusters of "irrelevent" variables by circling adjacent subcubes of 1s. A subcube is just a lower dimensional cube.

AB





Three 2x1 subcubes

Three 2x2 subcubes

28

The best strategy is generally a greedy one.

- Circle the largest N-dimensional subcube ( $2^N$  adjacent 1's)  $4\times4$ ,  $4\times2$ ,  $4\times1$ ,  $2\times2$ ,  $2\times1$ ,  $1\times1$
- Continue circling the largest remaining subcubes (even if they overlap previous ones)
- Circle smaller and smaller subcubes until no 1s are left.

6.111 Fall 2018 Lecture 2 26


#### Morse Code to ASCII Exercise

- Morse code variable length encoding, 6 bits max
  - Letter "e" •

27

- Period - -
- ASCII (American Standard Code for Information Interchange)
  - 8 bit binary representation of text
- How many bits are required to represent any morse code input?

6.111 Fall 2018 Lecture 2



#### Two-Level Boolean Minimization

Two-level Boolean minimization is used to find a sum-of-products representation for a multiple-output Boolean function that is optimum according to a given cost function. The typical cost functions used are the number of product terms in a two-level realization, the number of literals, or a combination of both. The two steps in two-level Boolean minimization are:

•Generation of the set of prime product-terms for a given function.

•<u>Selection</u> of a minimum set of prime terms to implement the function.

We will briefly describe the Quine-McCluskey method which was the first algorithmic method proposed for two-level minimization and which follows the two steps outlined above. State-of-the-art logic minimization algorithms are all based on the Quine-McCluskey method and also follow the two steps above.

6.111 Fall 2018 Lecture 2 30

#### Prime Term Generation

Start by expressing your Boolean function using 0-terms (product terms with no don't care care entries). For compactness the table for example 4-input, 1-output function F(w,x,y,z) shown to the right includes only entries where the output of the function is 1 and we've labeled each entry with it's decimal equivalent.

31


Look for pairs of 0-terms that differ in only one bit position and merge them in a 1-term (i.e., a term that has exactly one '-' entry). Next 1-terms are examined in pairs to see if the can be merged into 2-terms, etc. Mark k-terms that get merged into (k+1) terms so we can discard them later.

1-terms: 0, 8 -000 [A] **2-terms:** 8, 9,10,11 10--[D] 5, 7 01-1 [B] 10,11,14,15 1-1-[E] 7,15 -111 [C] 8, 9 100-3-terms: none! 8,10 10-0 9.11 10-1 Example due to Label unmerged terms: 10,11 101-Srini Devadas 10,14 1-10 these terms are prime! 11,15 1-11 14,15 111-6.111 Fall 2018 Lecture 2

#### Prime Term Table

An "X" in the prime term table in row R and column K signifies that the 0-term corresponding to row R is contained by the prime corresponding to column K.

Goal: select the minimum set of primes (columns) such that there is at least one "X" in every row. This is the classical minimum covering problem.



32


Each row with a single X signifies an essential prime term since any prime implementation will have to include that prime term because the corresponding 0-term is not contained in any other prime.

In this example the essential primes "cover" all the 0-terms.

$$F = f(W,X,Y,Z) = \overline{X}\overline{Y}\overline{Z} + \overline{W}XZ + W\overline{X} + WY$$

6.111 Fall 2018 Lecture 2

#### Logic that defies SOP simplification




$$S = \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot \overline{B} \cdot C + A \cdot B \cdot C = A \oplus B \oplus C_{i}$$

$$C_{O} = A \cdot C + B \cdot C + A \cdot B$$


The sum S doesn't have a simple sum-of-products implementation even though it can be implemented using only two 2-input XOR gates.

6.111 Fall 2018 Lecture 2 33

# Systematic Implementation of Combinational Logic




### Logic Synthesis Using MUXes




# Systematic Implementation of Combinational Logic

Same function as on previous slide, but this time let's use a 4-input mux



6.111 Fall 2018 Lecture 2 35 6.111 Fall 2018 Lecture 2 36

#### Xilinx Virtex II FPGA



Virtex-II Architecture Overview


#### XC2V6000:

6,111 Fall 2018

- 957 pins, 684 IOBs
- CLB array: 88 cols x 96/col = 8448 CLBs
- 18Kbit BRAMs = 6 cols x 24/col = 144 BRAMs = 2.5Mbits
- $18 \times 18$  multipliers = 6 cols  $\times$  24/col = 144 multipliers

Figures from Xilinx Virtex II datasheet 6.111 Fall 2018 Lecture 2

#### Virtex II CLB




16 bits of RAM which can be configured as a 16x1 single- or dual-port RAM, a 16-bit shift register, or a 16-location lookup table

Figures from Xilinx Virtex II datasheet


6.111 Fall 2018 Lecture 2 38

## Virtex II Slice Schematic



39

## Virtex II Sum-of-products



Figures from Xilinx Virtex II datasheet

6,111 Fall 2018 Lecture 2

## Spartan 6 FPGA





Figure 31: XC6SLX45T Floorplan View in PlanAhead

6.111 Fall 2018 Lecture 2 41


#### Spartan 6 SliceM Schematic



Figures from Xilinx Spartan 6 CLB datasheet

6.111 Fall 2018 Lecture 2 42

## Oscilloscope



## Oscilloscope Controls

- Auto Set, soft menu keys
- Trigger
  - channel,
  - slope,
  - Level
- Input
  - AC, DC coupling,
  - 10x probe,
  - 1khz calibration source,
  - probe calibration,
  - bandwidth filter

Signal measurement

- time,
- frequency,
- voltage
- cursors
- single sweep
- · Image capture

6.111 Fall 2018 43 6.111 Fall 2018 44

## Gesture Controlled Drone Fall 2014



- Track hands with a camera and determine x,y coordinates
- Based on movement of the coordinates, recognize gestures.
- Generate real time digital signals and convert to analog format for transmission to drone – controlling pitch, roll, hover
- Innovation: using hand motion and recognition of gestures to control flight

