# Sequential Logic

#### **Reminders:**

- LPSet #4 Due Thursday (short)
- Lab #2 due Friday

### Stuff for Today

- Digital state: the D-Register
- Timing constraints for D-Registers
- Specifying registers in Verilog
- Blocking and nonblocking assignments
- Examples



Companies at Career Fair!!

Seriously Apple Anecdote

### Lpset 2: Q1

- Parts are only guaranteed to meet min/max specs not typical
  - Lpset 2a: "As a design engineer using good engineering practice, what would you specify as the maximum data transfer rate to be published in a "labkit datasheet"? Ans: 150kps

#### 6.8 Switching Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)(1). See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP(2)	MAX	UNIT
	Maximum data rate	$C_L$ = 1000 pF, $R_L$ = 3 k $\Omega$ , One DOUT switching, see Figure 3	150	250		kbps
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L$ = 150 pF to 2500 pF, $R_L$ = 3 k $\Omega$ to 7 k $\Omega$ , see Figure 4		300		ns

Typical values acceptable for prototyping, testing

Lpset 2b: 250kps

### Lpset 2 Q1: Datasheet Specs

- Understand voltage margins between families
  - Vcc max32222: 3.3 or 5v; CH340g: 3.3 or 5v
- Input/out voltages



#### 6.6 Electrical Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)(1). See Figure 8.

.,	Supply rail voltage	5V operation	4.5	5	5.5	V
Vcc		3.3V operation	3.3	3.3	3.8	
Icc	Operating current			12	30	mA
■ STORY	Sleeping current	5V operation		150	200	μΑ
I <sub>SLP</sub>		3.3V operation		50	80	
VIL	Low input voltage		-0.5		0.7	٧
VIH	High input voltage		2.0		V <sub>CC</sub> +0.5	V
VoL	Low output voltage				0.5	٧
V <sub>OH</sub>	High output voltage		V <sub>CC</sub> -0.5			٧

CH340g

Minimum Typical Maximum Unit

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = GND	5	5.4		٧
V <sub>OL</sub>	Low-level output voltage	DOUT at R <sub>L</sub> = 3 kΩ to GND, DIN = V <sub>CC</sub>	-5	-5.4		٧
	THE R. LEWIS CO., LANSING MICH.					82

3.2. DC characteristics

Name

Symbol

### Module Instantiation

```
module mux32two
    (input [31:0] i0,i1,
    input sel,
    output [31:0] out);

assign out = sel ? i1 : i0;
endmodule
```

#### **Use Explicit Port Declarations**

```
mux32two adder_mux(b, 32'd1, f[0], addmux_out);
```

Order of the ports matters in this second example!

### Top-Level ALU Declaration

• Given submodules:

```
module mux32two(i0,i1,sel,out);
module mux32three(i0,i1,i2,sel,out);
module add32(i0,i1,sum);
module sub32(i0,i1,diff);
module mul16(i0,i1,prod);
```

Declaration of the ALU Module:

```
module alu
                                                         00 01 10
  (input [31:0] a, b,
  input [2:0] f,
  output [31:0] r);
                                                         R[31:0]
 wire [31:0] submux_out;
                                                           intermediate output nodes •
  wire [31:0] add_out, sub_out, mul_out;
  mux32two
              sub_mux (b, 32'd1, f[0], submux_out);
              our_adder(a, addmux_out, add_out);
  add32
              our_subtracter(a, submux_out, sub_out);
  sub32
              our_multiplier(a[15:0], b[15:0], mul_out);
  mul16
  mux32three output_mux(add_out, sub_out, mul_out, f[2:1], r);
endmodule
                                 corresponding
                       (unique)
                                  wires/regs in
                      instance
            module
                                   module alu
                       names
            names
```

A[31:0]

B[31:0]

32'd1

ALU

F[0]

F[2:0]

### Verilog Thoughts: Parameters

- Verilog Hardware description language not software program.
- Can use parameters sort of like localized constants and those can be used to specify things like widths of ports, etc...
- A convention: lowercase for variables, UPPERCASE for parameters

• Wires:

```
wire a,b,z;  // three 1-bit wires
wire [31:0] memdata;  // a 32-bit bus
wire [7:0] b1,b2,b3,b4;  // four 8-bit buses
wire [WIDTH-1:0] input;  // parameterized bus

9/18/18
6.111 Lecture 4
```

## Example Usage:

```
input clk;
module tb;
                                                         output [WIDTH:0] Q;
  reg [7:0] D;
                                                         assign Q=D;
  reg clk;
                                                      endmodule
  wire [7:0] Q;
  my_blob #(.WIDTH(8)) blobby(.D(D),.Q(Q),.clk(clk));
  initial begin
    $display("%b", Q);
    #10
    D <= 8'b10101010;
    clk <= 1'b1;
    #10
    $display("%b", Q);
  end
endmodule
```

#### **OUTPUT**

module my\_blob(clk,D,Q);

input [WIDTH-1:0] D;

parameter WIDTH=2;

XXXXXXX 10101010


### Verilog Thoughts:

#### Parameter Examples:

9/18/18 6.111 Lecture 4

# Something We Cannot Build (Yet)


What if you were given the following design specification:



What makes this circuit so different from those we've discussed before?

- 1. "State" i.e. the circuit has memory (become "state-ful")
- 2. The output was changed by a input "event" (pushing a button) rather than an input "value"

### Digital State




Plan: Build a Sequential Circuit with stored digital STATE -


- Memory stores CURRENT state, produced at output
- Combinational Logic computes:
  - NEXT state (from input, current state)
  - OUTPUT bit (from input, current state)
- State changes on LOAD control input

When Output depends on input and current state, circuit is called a **Mealy** machine. If Output depends only on the current state, circuit is called a **Moore** machine.


## A New Building Block: the D Register


The edge-triggered D register:
 on the rising edge of CLK, the
 value of D is saved in the
 register and then appears
 shortly afterward on Q.





### D-Register Timing 1





#### **IMPORTANT:**

 $\mathbf{t}_{PD}$ : maximum propagation delay, CLK  $\rightarrow$ Q

 $\mathbf{t}_{CD}$ : minimum contamination delay, CLK  $\rightarrow$ Q


**t**<sub>SETUP</sub>: setup time


How long D must be stable before the rising edge of CLK

**t**<sub>HOLD</sub>: hold time

How long D must be stable after the rising edge of CLK

## D-Register Internals (74LS74)






 $t_{SETUP} = 20$ ns  $t_{PD-HL} = 40$ ns

 $t_{HOLD}$  = 5ns  $t_{PD-LH}$  = 25ns

### D-Register Timing 2



9/18/18 6.111 Lecture 4 15

# Single-Clock Synchronous Circuits

• Let's use registers in a highly constrained way to

build digital systems

Register =

#### **Single-Clock Synchronous Discipline:**

- No combinational Cycles
- Single Clock signal shared among all clocked devices (one clock domain)

Logic

Logic


- Only care about the value of combinational circuits just before rising edge of clock
- Clock period greater than every combinational delay
- Change saved state after noise-inducing logic changes have stopped!

9/18/18

Logic


Logic

### Clocks are Not Perfect: Clock Skew




9/18/18

## Positive and Negative Skew




Launching edge arrives before the receiving edge (positive skew)



Receiving edge arrives before the launching edge (negative skew)

➤ Adapted from J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.

### D-Register Timing With Skew



CLK<sub>reg1</sub>  $t_{PD,reg1} + t_{PD,logic}$   $t_{CD,reg1} + t_{CD,logic}$   $t_{CD,reg1} + t_{CD,logic}$   $t_{CD,reg2} + t_{CD,logic}$   $t_{CD,reg2} + t_{CD,logic}$ 

 $CLK_{reg2}$  rising edge might fall anywhere in this region.

9/18/18

In the real world the clock signal arrives at different registers at different times. The difference in arrival times (pos or neg) is called the *clock skew*  $t_{skew}$ .

$$t_{\text{skew}} = t_{\text{Rn,clk2}} - t_{\text{Rn,clk1}}$$

We can update our two timing constraints to reflect the worst-case skew

$$\begin{split} &\text{Setup time:} \quad t_{\text{Rn,clk}} = t_{\text{Rn+1,clk}} \\ &t_{\text{Rn,clk1}} + t_{\text{PD,reg1}} + t_{\text{PD,logic}} + t_{\text{SETUP,reg2}} \leq t_{\text{Rn+1,clk2}} \\ &t_{\text{PD,reg1}} + t_{\text{PD,logic}} + t_{\text{SETUP,reg2}} \leq t_{\text{CLK}} + t_{\text{skew}} \end{split}$$

#### Hold time:


$$t_{Rn,clk1} + t_{CD,reg1} + t_{CD,logic} \ge t_{Rn,clk2} + t_{HOLD,reg2}$$
  
 $t_{CD,reg1} + t_{CD,logic} \ge t_{HOLD,reg2} + t_{skew}$ 


Thus clock skew increases the minimum cycle time of our design and makes it harder to meet register hold times.

Which skew is tougher to deal with (pos or neg)?


6.111 Lecture 4 19

### Delay Estimation: Simple RC Networks







#### **Low-to-High**



#### **High-to-Low**






$$v_{out}(t) = (1 - e^{-t/\tau}) V$$

 $t_p = \ln (2) \tau = 0.69 RC$ 

9/18/18 6.111 Lecture 4 20

### RC Equation



$$V_c = 5 \left( 1 - e^{-\frac{t}{RC}} \right)$$

$$V_s = 5 V$$

Switch is closed t<0

Switch opens t>0


$$V_{s} = V_{R} + V_{C}$$

$$V_{s} = i_{R}R + V_{c} \quad i_{R} = C \frac{dV_{c}}{dt}$$

$$V_{s} = RC \frac{dV_{c}}{dt} + V_{c}$$

$$V_c = V_s \left( 1 - e^{-\frac{t}{RC}} \right)$$


### Clocks Are Not Perfectly Periodic: Jitter



$$t_{clk} - 2t_{jitter} > t_{pd} + t_{su} + t_{logic}$$

Typical crystal oscillator 100mhz (10ns) Jitter: 1ps

### Sequential Circuit Timing



#### **Questions:**

•	Constraints on t <sub>CD</sub> for the logic?	> 1 ns
---	---	--------


• Minimum clock period? 
$$> 10 \text{ ns } (t_{PD,R} + t_{PD,L} + t_{SETUP,R})$$

• Setup, Hold times for Inputs? 
$$t_{SETUP,Input} = t_{PD,L} + t_{SETUP,R}$$
$$t_{HOLD,Input} = t_{HOLD,R} - t_{CD,L}$$


This is a simple Finite State Machine ... more on next time!

# The Sequential always Block

#### **Combinatorial**



#### **Sequential**



\* Means WILDCARD...means any event



### The Sensitivity List is Important!!

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

#### D-Register with synchronous clear

```
module dff_sync_clear(
   input d, clearb, clock,
   output reg q
);
   always @(posedge clock)
    begin
     if (!clearb) q <= 1'b0;
     else q <= d;
   end
endmodule</pre>
```

always block entered only at each positive clock edge

#### **D-Register with asynchronous clear**

```
module dff_sync_clear(
  input d, clearb, clock,
  output reg q
);
  always @(negedge clearb or posedge clock)
   begin
    if (!clearb) q <= 1'b0;
    else q <= d;
  end
endmodule</pre>
```

always block entered immediately when (activelow) clearb is asserted

Note: The following is incorrect syntax: always @(clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

• Assign any signal or variable from <u>only one</u> <u>always</u> block. Be wary of race conditions: <u>always</u> blocks with same trigger execute concurrently...

### Blocking vs. Non-Blocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- **Blocking assignment (=):** evaluation and assignment are immediate

```
always @(*) begin
x = a | b;  // 1. evaluate a|b, assign result to x
y = a ^ b ^ c;  // 2. evaluate a^b^c, assign result to y
z = b & ~c;  // 3. evaluate b&(~c), assign result to z
end
```

 <u>Nonblocking assignment (<=):</u> all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (even those in other active always blocks)

```
always @(*) begin x \le a \mid b; // 1. evaluate a \mid b, but defer assignment to x \mid y \le a \land b \land c; // 2. evaluate a \land b \land c, but defer assignment to y \mid z \mid b \mid b \mid c; // 3. evaluate b \mid c \mid c, but defer assignment to z \mid c end of time step: assign new values to x, y and z end
```

Sometimes, as above, both produce the same result. Sometimes, not!

### Real Life vs. Simulation!


(2001 Verilog Standard)

Ceaseless progression of time (continuous)

Discrete time steps of simulation



#### **Each Time Step Order of Simulation**



2005 SystemVerilog Fixes some of these issues!!

### Race Conditions

• Race Conditions here, refer to simulation/software race conditions

```
module fbosc1 (y1, y2, clk, rst);
  output y1, y2;
  input clk, rst;
  reg  y1, y2;

always @ (posedge clk or posedge rst)
  if (rst) y1 = 0; // reset
  else  y1 = y2;

always @ (posedge clk or posedge rst)
  if (rst) y2 = 1; // preset
  else  y2 = y1;
  endmodule
```

```
module fbosc2 (y1, y2, clk, rst);
  output y1, y2;
  input clk, rst;
  reg y1, y2;

always @ (posedge clk or posedge rst)
  if (rst) y1 <= 0; // reset
  else y1 <= y2;

always @ (posedge clk or posedge rst)
  if (rst) y2 <= 1; // preset
  else y2 <= y1;
endmodule</pre>
```


- IEEE Standard Verilog only guarantees that these two blocks run in the same time step not that they run in a certain order order
- Left one (blocking assignments) will produce different results on y2 and y1 depending on which block is chosen to be evaluated first. Non-blocking is immune to this.

From Cummings Paper (really good to read): http://www.sunburst-design.com/papers/CummingsSNUG2000SJ\_NBA.pdf

### Blocking vs. Nonblocking Assignment

- Guaranteed question on job interviews with Verilog questions.
- Blocking assignment (=): evaluation and assignment are immediate; subsequent statements affected.
- Nonblocking assignment (<=): all assignments deferred to end of simulation time step after all right-hand sides have been evaluated (even those in other active always blocks)
- Sometimes, as previous page, both produce the same result. Sometimes, not!

### Assignment Styles for Sequential Logic




Will nonblocking and blocking assignments both produce the desired result? ("old" means value before clock edge, "new" means the value after most recent assignment)

```
module blocking(
  input in, clk,
  output reg out
);
  reg q1, q2;
  always @(posedge clk) begin
    q1 = in;
    q2 = q1; // uses new q1
    out = q2; // uses new q2
  end
endmodule
```

# Use Nonblocking for Sequential Logic

```
always @(posedge clk) begin
  q1 <= in;
  q2 <= q1;  // uses old q1
  out <= q2;  // uses old q2
  end</pre>
```


"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in, q1, and q2."



```
always @(posedge clk) begin
  q1 = in;
  q2 = q1;  // uses new q1
  out = q2;  // uses new q2
  end
```

"At each rising clock edge, q1 = in. After that, q2 = q1. After that, out = q2.

Therefore out = in."



- Blocking assignments <u>do not</u> reflect the intrinsic behavior of multi-stage sequential logic
- Guideline: use *nonblocking* assignments for sequential *always* blocks

# always block

- Sequential always block: always @(posedge clock)
- Combinatorial always block: always @ \*
- Results of operators (LHS) inside always block (sequential and combinatorial) must be declared as "reg"
- Equivalent Verilog

```
reg z
always @ *
z = x && y
```

```
exame as example of combinatorial always block
```

 case statements must be used within an always block; include default case!!!

### Verilog Case Statement:

```
module mux_without_default (a,b,c,d,sel,y);
  input a, b, c, d;
  input [1:0] sel;
  output y; 5 6 reg y;
  always @ (a or b or c or d or sel)
    case (sel)
      0 : y = a;
      1 : y = b;
      2 : y = c;
      3 : y = d;
      default: y=0;
  endcase
endmodule
```

# Sequential always block style:

```
// There are two styles for creating this sample divider below. The
// first uses sequential always block for state assignment and
// a combinational always block for next-state. The second might result in
// fewer errors
//
// An alternate approach is to use a single always block. An example
// of a divide by 5 counter will illustrate the differences
```

## Coding Guidelines

• The following helpful guidelines are from the Cummings paper. If followed, they ensure your simulation results will match what they synthesized hardware will do:

http://www.sunburst-design.com/papers/CummingsSNUG2000SJ\_NBA.pdf

- 1. When modeling sequential logic, use nonblocking assignments.
- 2. When modeling latches, use nonblocking assignments.
- 3. When modeling combinational logic with an always block, use blocking assignments.
- 4. When modeling both sequential and "combinational" logic within the same always block, use nonblocking assignments.
- 5. Do not mix blocking and nonblocking assignments in the same always block.
- 6. Do not make assignments to the same variable from more than one always block.
- 7. Use \$strobe to display values that have been assigned using nonblocking assignments.
- 8. Do not make assignments using #0 delays.
- #3/1thing we will be checking in your Verilog submissions!

# Guidelines:

# Sequential and "combinatorial" logic in the same always block

```
module nbex1
  (output reg q,
   input clk, rst_n,
   input a, b);
   reg y;
   always @(a or b)
   y = a ^ b; <
                         Combinatorial
   always @(posedge clk or
            negedge rst_n)
     if (!rst_n) q <= 1'b0;
     else q <= y;
endmodule
```

```
module nbex2
  (output q,
   input clk, rst_n,
   input a, b);
   reg q;
   always @(posedge clk or
             negedge rst_n)
      if (!rst_n) q <= 1'b0;
       else q <= a ^ b;
endmodule
```


**Combinatorial logic** 

#### = vs. <= inside always


```
always @(posedge clk) begin
                                            a = b; // blocking assignment
module main;
                                             b = a; // execute sequentially
  reg a,b,clk;
                                           end
                                          always @(posedge clk) begin
                                             a <= b; // non-blocking assignment</pre>
                                             b <= a; // eval all RHSs first
                                           end
                                          always @(posedge\ clk)\ a = b;
                                           always @(posedge\ clk)\ b = a;
  initial begin
                                          always @(posedge clk) a <= b;</pre>
    c1k = 0; a = 0; b = 1;
                                          always @(posedge clk) b <= a;
    #10 clk = 1;
    #10 \frac{10}{a} $\display("a=\%d b=\%d\n\, a,b);
    $finish;
                                          always @(posedge clk) begin
  end
                                            a <= b;
                                             b = a; // urk! Be consistent!
endmodule.
                                          end
```

Rule: <u>always</u> change state using <= (e.g., inside always @(posedge clk)...)

# Implementation of On/Off Button



```
module onoff(input button, output reg light);
  always @(posedge button) light <= ~light;
endmodule</pre>
```



# Synchronous On/Off Button

- When designing a system that accepts many inputs it would be hard to have input changes serve as the system clock (which input would we use?). So we'll use a single clock of some fixed frequency and have the inputs control what state changes happen on rising clock edges.
- For most of our lab designs we'll use a 27MHz system clock (37ns clock period).

## Resetting to a Known State!

• Usually one can't rely on registers powering-on to a particular initial state\*. So most designs have a RESET signal that when asserted initializes all the state to known, mutually consistent initial values.

<sup>\*</sup> Actually, our FPGAs will reset all registers to 0 when the device is programmed. But it's nice to be able to press a reset button to return to a known state rather than starting from scratch by reprogramming the device.


# Clocks are Fast, We are Slow

• The circuit on the last slide toggles the light on every rising clock edge for which button is 1. But clocks are fast (27MHz!) and our fingers are slow, so how do we press the button for just one clock edge? Answer: we can't, but we can add some state that remembers what button was last clock cycle and then detect the clock cycles when button changes from 0 to 1.

```
module onoff_sync(input clk, reset, button,output reg light);


reg old_button; // state of button last clk
always @ (posedge clk) begin
   if (reset)
      begin light <= 0; old_button <= 0; end
   else if (old_button==0 && button==1)
      // button changed from 0 to 1
      light <= ~light;
      old_button <= button;
   end
endmodule</pre>
```

Asynchronous Inputs in Sequential Systems



Can't guarantee setup and hold times will be met!


When an asynchronous signal causes a setup/hold violation...




Q: Which cases are problematic?

### Asynchronous Inputs in Sequential Systems


- All of them can be, if more than one happens simultaneously within the same circuit.
- Guidelines: Ensure that external signals feed <u>exactly one</u> flip-flop





# Handling Metastability

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize




How many registers are necessary?

- Depends on many design parameters (clock speed, device speeds, ...)
- In 6.111, a pair of synchronization registers is sufficient

### One Last Little Problem

 Mechanical buttons exhibit contact "bounce" when they change position, leading to multiple output transitions before finally stabilizing in the new position:

We need a debouncing circuit!




```
// Switch Debounce Module
// use your system clock for the clock input
// to produce a synchronous, debounced output
// DELAY = .01 sec with a 27Mhz clock
module debounce #(parameter DELAY=270000-1)
                 (input reset, clock, bouncey,
                  output reg steady);
   reg [18:0] count;
   req old;
  always @(posedge clock)
endmodule
```

### One Last Little Problem

 Mechanical buttons exhibit contact "bounce" when they change position, leading to multiple output transitions before finally stabilizing in the new position:

We need a debouncing circuit!




```
// Switch Debounce Module
// use your system clock for the clock input
// to produce a synchronous, debounced output
// DELAY = .01 sec with a 27Mhz clock
module debounce #(parameter DELAY=270000-1)
                  (input reset, clock, bouncey,
                   output reg steady);
   reg [18:0] count;
   req old;
   always @(posedge clock)
     if (reset) // return to known state
       begin
              count <= 0:
              old <= bouncey:
              steady <= bouncey;</pre>
       end
     else if (bouncey != old) // input changed
       begin
              old <= bouncey;
              count <= 0:
       end
     else if (count == DELAY) // stable!
         steady <= old:</pre>
                               // waiting...
     else
       count <= count+1;</pre>
endmodule
```

# On/Off Final Answer

```
module onoff_sync(input clk, reset, button_in,
                   output reg light);
  // synchronizer
  reg button, btemp;
  always @(posedge clk)
    {button,btemp} <= {btemp,button_in};
 // debounce push button
  wire bpressed;
  debounce db1(.clock(clk),.reset(reset),
                .bouncey(button)..steady(bpressed));
  req old_bpressed; // state last clk cycle
  always @ (posedge clk) begin
    if (reset)
      begin light <= 0; old_bpressed <= 0; end</pre>
    else if (old_bpressed==0 && bpressed==1)
      // button changed from 0 to 1
      liaht <= ~liaht;</pre>
    old_bpressed <= bpressed;</pre>
  end
endmodule
```

### Example: Simple Counter



Isn't this a lot like Exercise 1 in Lab 2?