module timer(clock, start_timer,  value, counting, 
	 expired_pulse, one_hz, count_out);

    input clock, start_timer;
    input [3:0] value;
    output logic counting; 
    output logic expired_pulse; 
    output logic one_hz;
    output logic [3:0] count_out;

    // Verilog

endmodule