

The video cameras used in the 6.111 lab outputs a NTSC (National Television Standards Committee) analog video signal. This signal is used in North America. In Europe PAL (Phase Alternating Line) is used. The video signal contains color (chrominance), intensity (luminance) and synchronization information. For black and white TV's, only the intensity and synchronization information is used.

One horizontal line of NTSC data is shown in the attached oscilloscope image followed by a more detailed display of the horizontal sync pulse





Unlike a PC VGA type display, the NTSC signal is an interlaced signal with 525 scan lines, in two fields of 262.5 lines each. Only 480 lines are visible. Lines 248-263 and 511-525 are blanked on most displays to allow beam to return to the upper left hand corner for the next scan.

The NTSC (analog signal) is converted into digital format with an Analog Devices ADV7185. There are three key timing/information signals:

- 1. F (Field): 1 indicates even field, 0 indicates an odd field. Recall that the display is interlaced.
- 2. V: related to vertical sync signal indicating the start of a new frame (note that the frames are even field and old field).
- 3. H: related to horizontal sync signal indicating the start of a new horizontal line.

See http://www-mtl.mit.edu/Courses/6.111/labkit/appnotes/xapp286_04.pdf for the gruesome details.

Because of bandwidth limitations, there is more luminance data transmitted that chrominance data. The data stream from the ADV7185 is as follows:

```
// The data stream looks as follows
// SAV_FF | SAV_00 | SAV_00 | SAV_XY | Cb0 | Y0 | Cr1 | Y1 | Cb2 | Y2
| ... | EAV sequence
```

Note that Cr and Cb alternates – ie you get a new Cr and Cb value for everyone other pixel (downsampled). SAV is Start of Active Video, EAV is End of Active Video.

In order to process the NTSC video data, the bits needs to be stored in memory. The ZBT memory on the labkit can be used. The student is encouraged to implement their own Verilog for NTSC to ZBT to VGA display. Because of the complexity of the implementation, the 6.111 staff (Prof Ike Chuang, Javier Castro and Nathan Ickes) have written a sample Verilog which takes b&w NTSC video, stores it in ZBT memory and then displays the video in a 1024x768 window on the monitor.

http://web.mit.edu/6.111/www/f2011/tools/ntsc_zbtfix.zip

This sample code stores the Y value for four pixel in each ZBT location – hence the grayscale display. To display color, you will need to modify the sample code to store the YCrCb rather than just black and white intensity information to ZBT. The *ntsc_decode* module provides a 30 bit YCrCb. Since each ZBT memory location is 36 bits wide, you can store two pixels worth of data in each location with each pixel consisting of 18 bits of YCrCb data – so extract 18 bits from *ntsc_decode* and modify *ntsc2zbt* to write two 18 bit values.

In *ntsc2zbt* each pixel data is now 18 bits wide rather than 8 bits wide; memory addressing changes twice as fast and requires and therefore an extra address bit. Obviously, *vram_display* needs to be be changed accordingly. Alternatively, you can convert YCrCb to RGB and store 18bits of RGB per pixel in the ZBT. The choice depends on what you

DRAFTCopy - Updated 11/8/2011 gph

want to do with the information. So what has to be changed to display the image? In the main labkit file, where we previously store four 8 bits of Y in each memory location, we now store two 18 bits of either YCrCb or RGB in each memory location. So vr_pixel must be changed accordingly. Also the ZBT memory address now changes on every other hount rather than every fourth hount. Similarly in *ntsc2zbt*, the same changes must be made.

Another bit of complexity is that NTSC luminance and chrominance YCrCb data must be converted over to RGB. In very simplistic terms, RGB is a just a linear transformation of YCrCb. See http://web.mit.edu/6.111/www/f2007/handouts/labs/lab5.html for an overview. Another level of complexity is the timing. Many of the modules have latency due to pipelining. The video signals should be appropriately pipelined.

The actual mathematics is described in detail in http://www-mtl.mit.edu/Courses/6.111/labkit/appnotes/xapp283.pdf. There is a Xilinx Verilog module yereb2rgb.v (http://web.mit.edu/6.111/www/f2011/tools/yereb2rgb.v) that implements this conversion. Keep in mind that this conversion has a five clock cycle (need to verify) latency.