

Sequential Logic

- Digital state: the D-Register
- Timing constraints for D-Registers
- Specifying registers in Verilog
- Blocking and nonblocking assignments
- Examples

6 111 Fall 2016

R

Use Explicit Port Declarations

module mux32two
 (input [31:0] i0,i1,
 input sel,
 output [31:0] out);
 assign out = sel ? i1 : i0;
endmodule

mux32two adder_mux(.i0(b), .i1(32'd1),
 .sel(f[0]), .out(addmux_out));

mux32two adder_mux(b, 32'd1, f[0], addmux_out);

Order of the ports matters!

6.111 Fall 2015

Verilog Summary

- Verilog Hardware description language not software program.
- A convention: lowercase for variables, UPPERCASE for

```
parameters
```

module blob
#(parameter WIDTH = 64, // default width: 64 pixels
HEIGHT = 64, // default height: 64 pixels
COLOR = 3'b111) // default color: white
(input [10:0] x,hcount, input [9:0] y,vcount, output reg [2:0] pixel);
endmodule

• wires wire a,b,z; // three 1-bit wires wire [31:0] memdata; // a 32-bit bus wire [7:0] b1,b2,b3,b4; // four 8-bit buses wire [WIDTH-1:0] input; // parameterized bus

Examples

parameter MSB = 7; // defines msb as a constant value 7

parameter E = 25, F = 9; // defines two constant numbers

```
parameter BYTE_SIZE = 8,
BYTE_MASK = BYTE_SIZE - 1;
```

parameter [31:0] DEC_CONST = 1' b1; // value converted to 32 bits

parameter NEWCONST = 3' h4; // implied range of [2:0]

parameter NEWCONS = 4; // implied range of at least [31:0]



Our next building block: the D register

The edge-triggered D register: *on the rising edge of CLK*, the value of D is saved in the register and then shortly afterwards appears on Q.











 t_{PD} : maximum propagation delay, CLK ${\rightarrow}Q$

 t_{CD} : minimum contamination delay, CLK $\rightarrow Q$

t_{SETUP}: setup time

How long D must be stable before the rising edge of CLK

t_{HOLD}: hold time

How long D must be stable after the rising edge of CLK

7

6.111 Fall 2016



Single-clock Synchronous Circuits

We'll use Registers in a highly constrained way to build digital ₽ systems: Does that symbol register? Single-clock Synchronous Discipline No combinational cycles · Single clock signal shared among all clocked devices (one clock domain) • Only care about value of combinational circuits just before rising edge of clock Clock period greater than every combinational delay Change saved state after noiseinducing logic transitions have stopped!

Clocks are Not Perfect: Clock Skew



 $\langle |$

11

6,111 Fall 2016





6.111 Fall 2016

Lecture 4

15

6.111 Fall 2016

16

D-Register Timing With Skew



The Sequential always Block

Edge-triggered circuits are described using a sequential always block



Importance of the Sensitivity List

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!



Note: The following is incorrect syntax: always @(clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

• Assign any signal or variable from <u>only one</u> <u>always</u> block. Be wary of race conditions: <u>always</u> blocks with same trigger execute concurrently...

Lecture 4

Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment (=): evaluation and assignment are immediate

```
always @(*) begin

x = a \mid b; // 1. evaluate a|b, assign result to x

y = a \land b \land c; // 2. evaluate a\land b \land c, assign result to y

z = b \& \sim c; // 3. evaluate b\&(\sim c), assign result to z

end
```

Nonblocking assignment (<=): all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (*even those in other active* always *blocks*)

```
always @(*) begin
 x <= a | b; // 1. evaluate a|b, but defer assignment to x
 y <= a ^ b ^ c; // 2. evaluate a^b^c, but defer assignment to y
 z <= b & ~c; // 3. evaluate b&(~c), but defer assignment to z
 // 4. end of time step: assign new values to x, y and z
end
```

Sometimes, as above, both produce the same result. Sometimes, not!

6.111 Fall 2016 Lecture 4

Blocking vs. Nonblocking Assignments

- Guaranteed question on job interviews with Verilog questions.
- *Blocking assignment (=):* evaluation and assignment are immediate; subsequent statements affected.
- Nonblocking assignment (<=): all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (*even those in other active* always *blocks*)

Sometimes, as above, both produce the same result. Sometimes, not!

Assignment Styles for Sequential Logic





Will nonblocking and blocking assignments both produce the desired result? ("old" means value before clock edge, "new" means the value after most recent assignment)



Use Nonblocking for Sequential Logic

Lecture 4

always @(posedge clk) begin
 q1 <= in;
 q2 <= q1; // uses old q1
 out <= q2; // uses old q2
end</pre>

"At each rising clock edge, *q1*, *q2*, and *out* simultaneously receive the old values of *in*, *q1*, and *q2*."





"At each rising clock edge, q1 = in. After that, q2 = q1. After that, out = q2. Therefore out = in."



- Blocking assignments <u>do not</u> reflect the intrinsic behavior of multistage sequential logic
- Guideline: use *nonblocking* assignments for sequential *always* blocks

6.111 Fall 2016

6.111 Fall 2016

21

23

always block

- Sequential always block: always @(posedge clock) USe <=
- Combinatorial always block: always @ * USe =
- Results of operators (LHS) inside always block (sequential and combinatorial) must be declared as "reg"
- Equivalent Verilog

reg z always @ * z = x && y ← same as →
 example of assign z = x && y
 combinatorial // z not a "reg"
 always block

• case statements must be used within an always block; include default case

```
6.111 Fall 2016
```

Lecture 4

25

27

Coding Guidelines

The following helpful guidelines are from the Cummings paper. If followed, they ensure your simulation results will match what they synthesized hardware will do:

- 1. When modeling sequential logic, use nonblocking assignments.
- 2. When modeling latches, use nonblocking assignments.
- 3. When modeling combinational logic with an always block, use blocking assignments.

4. When modeling both sequential and "combinational" logic within the same always block, use nonblocking assignments.

5. Do not mix blocking and nonblocking assignments in the same always block.

6. Do not make assignments to the same variable from more than one always block.

Lecture 4

7. Use \$strobe to display values that have been assigned using nonblocking assignments.

8. Do not make assignments using #0 delays.

For more info see: http://www.sunburst-design.com/papers/CummingsSNUG2002Boston_NBAwithDelays.pdf #1 thing we will be checking in your Verilog submissions!

// An alternate approach is to use a single always block. An example

// There are two styles for creating this sample divider. The

// first uses sequential always block for state assignment and // a combinational always block for next-state. This style tends

always @* begin if (reset) next_count1 = 0; else next_count1 = (count1 == 4) ? 0 : count1 + 1; end

// to result in fewer errors.

11

assign enable2 = (count2 == 4);

(count2 == 4) ? 0 : count2 + 1:

Guideline 4: Sequential and "combinatorial" logic in the same always block

Lecture 4

end

Sequential always block style

module nbex1 (output reg q, input clk, rst_n, input a, b);

reg y; always @(a or b) y = a ^ b; ← Combinatorial logic always @(posedge clk or negedge rst_n) if (!rst_n) q <= 1'b0; else g <= y;

endmodule

module nbex2 (output q, input clk, rst_n, input a, b);

reg q; always @(posedge clk or negedge rst_n) if (!rst_n) q <= 1'b0; else q <= a ^ b; endmodule

Combinatorial logic

Lecture 4

6.111 Fall 2016



Implementation for on/off button



Synchronous on/off button

When designing a system that accepts many inputs it would be hard to have input changes serve as the system clock (which input would we use?). So we'll use a single clock of some fixed frequency and have the inputs control what state changes happen on rising clock edges.

For most of our lab designs we'll use a 27MHz system clock (37ns clock period).

```
module onoff_sync(input clk, button,
                   output reg light);
 always @ (posedge clk) begin
   if (button) light <= ~light;</pre>
 end
endmodule
```

Resetting to a known state

Usually one can't rely on registers powering-on to a particular initial state*. So most designs have a RESET signal that when asserted initializes all the state to known, mutually consistent initial values.

```
module onoff_sync(input clk, reset, button,
                   output reg light);
  always @ (posedge clk) begin
    if (reset) light <= 0;</pre>
    else if (button) light <= ~light;</pre>
  end
endmodule
```

* Actually, our FPGAs will reset all registers to 0 when the device is programmed. But it's nice to be able to press a reset button to return to a known state rather than starting from scratch by reprogramming the device.

Clocks are fast, we're slow!

The circuit on the last slide toggles the light on every rising clock edge for which button is 1. But clocks are fast (27MHz!) and our fingers are slow, so how do we press the button for just one clock edge? Answer: we can't, but we can add some state that remembers what button was last clock cycle and then detect the clock cycles when button changes from 0 to 1.

	<pre>module onoff_sync(input clk, reset, button,</pre>
	<pre>begin light <= 0; old_button <= 0; end else if (old button==0 && button==1)</pre>
	// button changed from 0 to 1
	light <= ~light;
	end
	endmodule
11 Fall 2016	Lecture 4

Asynchronous Inputs in Sequential Systems

All of them can be, if more than one happens simultaneously within the same circuit.

Guideline: ensure that external signals directly feed exactly one flip-flop





This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?

Asynchronous Inputs in Sequential Systems

What about external signals?



Can't guarantee setup and hold times will be met!

When an asynchronous signal causes a setup/hold violation...



Handling Metastability

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize



How many registers are necessary?

- Depends on many design parameters (clock speed, device speeds, ...)
- In 6.111, a pair of synchronization registers is sufficient

6

33

One last little problem...



On/off button: final answer

<pre>module onoff_sync(input clk, reset, button_in,</pre>
// synchronizer
reg button, btemp;
always @(posedge clk)
<pre>{button,btemp} <= {btemp,button_in};</pre>
// debounce push button
wire bpressed;
<pre>debounce db1(.clock(clk),.reset(reset),</pre>
<pre>.bouncey(button),.steady(bpressed));</pre>
reg old_bpressed; // state last clk cycle
always @ (posedge clk) begin
if (reset)
<pre>begin light <= 0; old_bpressed <= 0; end</pre>
<pre>else if (old_bpressed==0 && bpressed==1)</pre>
<pre>// button changed from 0 to 1</pre>
light <= ~light;
old_bpressed <= bpressed;
end
endmodule

Example: A Simple Counter

One last little problem...

