

## Pipelining \& Verilog

- Division
- Latency \& Throughput
- Pipelining to increase throughput
- Retiming
- Verilog Math Functions


## Verilog divider.v

```
/ The divider module divides one number by another. It 
// is ready, and takes a signal named "start" to todicacte
/ sign.-o for unsigned,, 1 for tuos complement
// It uses a simple restoring divide algorithm._
module divider #(parameter WIDTH = 8)
    (\mathrm{ input clk, sign, start,}
    mput [WIDTH-1:0]) dividen
    ingut,
    output [WIDTHT1:0] remainder;
    output ready;
reg [WIDTH-1:0] quotient_temp;
    reg [WIDTH*2-1:0] dividend_copy, divider_copy, diff
reg negative_outpu;
    wire [WIDTH-1:0] remainder =(\mathrm{ (negative_output)?}
        dividend_copy[WIDTH-1:0] : ~dividend_copy[WIDTH-1:0] + 1b1;
    reg [5:0] bit;
    reg del_re
    wire ready = (bit) & ~del_ready;
wire [WIDTH-2:0] zeros =
    witial bit =0;
    initial negative_output =0;
```


## Sequential Divider

Assume the Dividend ( $A$ ) and the divisor ( $B$ ) have $N$ bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single subtraction at a time and then cycle the circuit N times. This circuit works on unsigned operands; for signed operands one can remember the signs, make operands positive, then correct sign of result.


```
Init: P\leftarrow0, load A and B
Repeat N times {
    shift P/A left one bit
    temp = P-B
    if (temp > 0)
        {P\leftarrowtemp, A ASB}\leftarrow1
    else A ALSB}\leftarrow
}
Done: Q in A, R in P
```


## Math Functions in Coregen



## Coregen Divider


6.111 Fall 2016

Lecture 9

## Coregen Divider


6.111 Fall 2016

Lecture 9

## Performance Metrics for Circuits

Circuit Latency (L): time between arrival of new input and generation of corresponding output.

For combinational circuits this is just $t_{\text {PD }}$.

## Circuit Throughput (T): Rate at which new outputs appear

For combinational circuits this is just $1 / t_{P D}$ or $1 / L$.

Coregen Divider Latency


| Signed | Fractional | Cliks/Div | Latency | K |
| :---: | :---: | :---: | :---: | :---: |
| Fatso | Falso | 1 | M +2 |  |
| False | False | >1 | M +3 |  |
| False | True | 1 | M+F+2 |  |
| False | Treo | >1 | M+F+3 |  |
| True | False | 1 | M+4 |  |
| Tue | False | >1 | M+5 |  |
| True | True | 1 | M+F+4 |  |
| Tue | Tue | >1 | M + F +5 |  |

The divclk_sel parameter allows a range of choices of throughput versus area. With diveck,sel $=1$, the core is fully pipelined, so it will have maximal throughput of one division per dock cycle, but will occupy the most area. The divclk.sel selections of 2,4 and 8 reduce the throughput by those respective actors for smaller core size

## Performance of Combinational Circuits



For combinational logic:

- Pp
$T=1 / \dagger_{P D}$.
We can't get the answer faster but are we making effective use of our hardware at all times?


F \& G are "idle", just holding their outputs stable while H performs its computation

## Retiming: A very useful transform

Retiming is the action of moving registers around in the system

- Registers have to be moved from ALL inputs to ALL outputs or vice versa


Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of the edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa. - Reduce total number of registers


## Retiming Combinational Circuits aka "Pipelining"



Pipeline diagrams


The results associated with a particular set of input data moves diagonally through the diagram, progressing through one pipeline stage each clock cycle.

## Pipeline Conventions

DEFINITION:
a K-Stage Pipeline ("K-pipeline") is an acyclic circuit having exactly K registers on every path from an input to an output.
a COMBINATIONAL CIRCUIT is thus an 0-stage pipeline.
CONVENTION:
Every pipeline stage, hence every K-Stage pipeline, has a register on its OUTPUT(not on its input).

ALWAYS:
The CLOCK common to all registers must have a period sufficient to cover propagation over combinational paths PLUS (input) register $t_{\text {PD }}$ PLUS (output) register $\dagger_{\text {sETUP }}$

> The LATENCY of a K-pipeline is K times the period of the clock common to all registers.
> The THROUGHPUT of a K-pipeline is the frequency of the clock.

## IIl-formed pipelines

Consider a BAD job of pipelining:


For what value of $K$ is the following circuit a $K$-Pipeline? $\qquad$ none Problem:

Successive inputs get mixed. e.g., $B\left(A\left(X_{i+1}\right), Y_{i}\right)$. This happened because some paths from inputs to outputs have 2 registers, and some have only 1 !
This CAN'T HAPPEN on a well-formed $K$ pipeline!

## A pipelining methodology

Step 1:
Add a register on each output.
Step 2:
Add another register on each output. Draw a cut-set contour that includes all the new registers and some part of the circuit. Retime by moving regs from all outputs to all inputs of cut-set.

Repeat until satisfied with $T$.

## STRATEGY:

Focus your attention on placing pipelining registers around the slowest circuit elements (BOTTLENECKS).


## Pipeline Example



|  | LATENCY | THROUGHPUT |
| :--- | :---: | :---: |
| 0-pipe: | 4 | $1 / 4$ |
| 1-pipe: | 4 | $1 / 4$ |
| 2-pipe: | 4 | $1 / 2$ |
| 3-pipe: | 6 | $1 / 2$ |

OBSERVATIONS:

- 1-pipeline improves neither $L$ or $T$
- T improved by breaking long combinational paths, allowing faster clock.
- Too many stages cost $L$ don't improve T .
- Back-to-back registers are often required to keep pipeline wellformed.


## Pipeline Example - Verilog



No pipeline
assign $\mathrm{y}=\mathrm{G}(\mathrm{x})$; // logic for y assign pixel $=\mathrm{C}(\mathrm{y}) / /$ logic for pixel
$x \rightarrow \begin{gathered}G \\ 8\end{gathered} \underbrace{\mathrm{y} 2}_{\substack{\mathrm{y} \\ \text { clock }}}-\begin{gathered}C \\ 9\end{gathered} \underbrace{}_{\text {clock }}$ pixel
Pipeline
always @(posedge clock) begin
Latency $=2$ clock cyles Implications?

$$
\begin{array}{ll}
\text { y2 }<=G(x) ; & \text { // pipeline y } \\
\text { pixel }<=C(y 2) & \text { // pipeline pixel }
\end{array}
$$

end
Lab 3 Pong
G = game logic $8 \mathrm{~ns} \dagger \mathrm{tpd}$
$C=$ draw round puck, use multiply with 9 ns tpd
System clock $65 \mathrm{mhz}=$
15 ns period - opps
reg [N:0] $x, y$; reg [23:0] pixel $y=G(x)$; $\mathrm{y}=\mathrm{G}(\mathrm{x}) ;$
pixel $=c(y)$ end

How about $t_{P D}=1 / 2 t_{P D, F A}$ ?


## Increasing Throughput: Pipelining

Idea: split processing across several clock cycles by dividing circuit into pipeline stages separated by registers that hold values passing from one stage to the next.


Throughput $=1 / 4 \dagger_{P D, F A}$ instead of $1 / 8 \dagger_{P D, F A}$ )

Timing Reports


## History of Computational Fabrics

- Discrete devices: relays, transistors (1940s-50s)
- Discrete logic gates (1950s-60s)
- Integrated circuits (1960s-70s)
- e.g. TTL packages: Data Book for 100's of different parts
- Gate Arrays (IBM 1970s)
- Transistors are pre-placed on the chip \& Place and Route software puts the chip together automatically - only program the interconnect (mask programming)
- Software Based Schemes (1970's- present)
- Run instructions on a general purpose core
- Programmable Logic (1980's to present)
$\square$ A chip that be reprogrammed after it has been fabricated
- Examples: PALs, EPROM, EEPROM, PLDs, FPGAs
- Excellent support for mapping from Verilog
- ASIC Design (1980's to present)
- Turn Verilog directly into layout using a library of standard cells
- Effective for high-volume and efficient use of silicon area


## Reconfigurable Logic

- Logic blocks To implement combinational and sequential logic
Interconnect
- Wires to connect inputs and outputs to logic blocks
I/O blocks
- Special logic blocks at periphery of device for external connections
- Key questions:
- How to make logic blocks programmable? (after chip has been fabbed!)
- What should the logic granularity be?
- How to make the wires programmable? (after chip has been fabbed!)
- Specialized wiring structures for local vs. long distance routes?
- How many wires per logic block?




## Programmable Array Logic (PAL)

- Based on the fact that any combinational logic can be realized as a sum-of-products
- PALs feature an array of AND-OR gates with programmable interconnect



## RAM Based Field Programmable Logic - Xilinx



## LUT Mapping

- N-LUT direct implementation of a truth table: any function of n-inputs.
- N-LUT requires $2^{\mathrm{N}}$ storage elements (latches)
- N-inputs select one latch location (like a memory)


Figure 28: Single- and Double-Length Lines, with
Programmable Switch Matrices (PSMs)


## Configuring the CLB as a RAM



Read is same a LUT Function!
gure 4: $\quad 16 \times 2$ (or 16x1) Edge-Triggered Single-Port RAM

Xilinx 4000 Interconnect Details



Wires are not ideal!

Add Bells \& Whistles

esy of David B. Parlour, ISSCC 2004 Tutorial,
"The Reality and Promise of Reconfigurable Computing in Digital Signal Processing"


The Virtex II CLB (Half Slice Shown)


## Design Flow - Mapping

- Technology Mapping: Schematic/HDL to Physical Logic units
- Compile functions into basic LUT-based groups (function of target architecture)

always @(posedge clock or negedge reset)
begin
if (! reset)
$\mathrm{q}<=0$;
$\mathrm{q}<=(\mathrm{a} \& \mathrm{~b} \& \mathrm{c}) \mid \mathrm{l}(\mathrm{b} \& \mathrm{~d})$;
end

Example: Verilog to FPGA


## Summary

- FPGA provide a flexible platform for implementing digital computing
- A rich set of macros and I/Os supported (multipliers, block RAMS, ROMS, high-speed I/O)
- A wide range of applications from prototyping (to validate a design before ASIC mapping) to high-performance spatial computing
- Interconnects are a major bottleneck (physical design and locality are important considerations)

Test Bench

| module sample_tf; <br> // Inputs <br> reg bit_in; <br> reg [3:0] bus_in; | $\begin{aligned} & \text { module sample( } \\ & -\left\{\begin{array}{l} \text { input bit_in, } \\ \text { input }[3: 0] \text { bus_in, }, \end{array}\right. \end{aligned}$ |
| :---: | :---: |
| // Outputs wire out_bit; wire [7:0] out_bus; | $-\left\{\begin{array}{l} \text { output out_bit, } \\ \text { output }[7: 0] \text { out_bus } \\ \text { ) } \end{array}\right.$ |
| ```// Instantiate the Unit Under Test (UUT) sample uut ( .bit_in(bit_in), .bus_in(bus_in), .out_bit(out_bit), .out_bus(out_bus)``` | endmodule |

);
initial begin
// Initialize Inputs
bit_in = 0;
bus_in = 0
// Wait 100 ns for global reset to finish
\#100;
// Add stimulus here
end
endmodule

