

## Sequential Logic

- Digital state: the D-Register
- Timing constraints for D-Registers
- Specifying registers in Verilog
- Blocking and nonblocking assignments
- Examples

Reminder: Lab \#2 due Thursday

## Lpset 2 Q1 - Datasheet Specs

- Parts are only guaranteed to meet min/max specs - not typical.
- Lpset 2a: "As a design engineer using good engineering practice, what would you specify as the maximum data transfer rate to be published in a "labkit datasheet"? Ans: 150kps
6.8 Switching Characteristics: Driver
over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$. See Figure 8.

| PARAMETER | TEST CONDITIONS | MIN | TYP ${ }^{(2)}$ | MAX | UNIT |
| :--- | :--- | ---: | :---: | :---: | :---: |
|  | Maximum data rate | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$, One DOUT switching, see <br> Figure 3 | 150 | 250 | kbps |
| $\mathrm{t}_{\text {sk(p) }}$ | Pulse skew ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ to $2500 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$, see <br> Figure 4 |  | 300 | ns |

- Typical values acceptable for prototyping, testing
- Lpset 2b: 250kps


## Lpset 2 Q1 - Datasheet Specs

- Understand voltage margins between families
- Vcc max32222: 3.3 or 5v; CH34Og: 3.3 or 5 v
- Input/out voltages
3.2. DC characteristics $\quad \mathrm{CH} 340 \mathrm{~g}$

| Symbol | Name |  | Minimum | Typical | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V cc | Supply rail voltage | 5 V operation | 4.5 | 5 | 5.5 | V |
|  |  | 3.3V operation | 3.3 | 3.3 | 3.8 |  |
| Icc | Operating current |  |  | 12 | 30 | mA |
| IsLP | Sleeping current | 5 V operation |  | 150 | 200 | $\mu \mathrm{A}$ |
|  |  | 3.3 V operation |  | 50 | 80 |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low input voltage |  | -0.5 |  | 0.7 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{Cc}}+0.5$ | V |
| VoL | Low output voltage |  |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage |  | $\mathrm{V}_{\mathrm{cc}}-0.5$ |  |  | V |

6.6 Electrical Characteristics: Driver
over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$. See Figure 8.

|  | PARAMETER | TEST CONDITIONS | MIN | TYP ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | DOUT at $R_{\mathrm{L}}=3 \mathrm{k} \Omega$ to GND , DIN $=$ GND | 5 | 5.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | DOUT at $R_{\mathrm{L}}=3 \mathrm{k} \Omega$ to GND, DIN $=$ $V_{C C}$ | -5 | -5.4 |  | V |

## Module Instantiation

## Use Explicit Port Declarations

```
modu7e mux32two
    (input [31:0] i0,i1,
        input se1,
        output [31:0] out);
    assign out = se1 ? i1 : i0;
endmodu7e
mux32two adder_mux(.i0(b), .i1(32'd1),
    .se1(f[0]), .out(addmux_out));
mux32two adder_mux(b, 32'd1, f[0], addmux_out);
Order of the ports matters!
```


## Top-Level ALU Declaration

- Given submodules:

```
modu7e mux32two(i0,i1,se1,out);
modu7e mux32three(i0,i1,i2,se1,out);
module add32(i0,i1,sum);
module sub32(i0,i1,diff);
modu7e mul16(i0,i1,prod);
```

- Declaration of the ALU Module:
module alu
$\quad$ (input $[31: 0] a, b$,
input $[2: 0] \mathrm{f}$,
output $[31: 0] \mathrm{r}$ );


```
wire [31:0] submux_out;
```

wire [31:0] add_out, sub_out, mul_out; $\quad$ intermediate output nodeso


## Verilog Summary

- Verilog - Hardware description language - not software program.
- A convention: lowercase for variables, UPPERCASE for parameters
module blob
\#(parameter WIDTH = 64, // default width: 64 pixels HEIGHT $=64, / /$ default height: 64 pixels
COLOR = 3'b111) // default color: white
(input [10:0] $x$, hcount, input [9:0] y, vcount, output reg [2:0] pixel);
endmodule
- wires wire a,b,z; // three 1-bit wires
- Wires wire [31:0] memdata; // a 32-bit bus
wire [7:0] b1,b2,b3,b4; // four 8-bit buses
wire [WIDTH-1:0] input; // parameterized bus


## Examples

parameter MSB = 7; // defines msb as a constant value 7
parameter $E=25, F=9 ; / /$ defines two constant numbers
parameter BYTE_SIZE = 8, BYTE_MASK = BYTE_SIZE - 1;
parameter [31:0] DEC_CONST = 1' b1; // value converted to 32 bits
parameter NEWCONST = 3' h4; // implied range of [2:0]
parameter NEWCONS $=4$; // implied range of at least [31:0]

## Something We Can't Build (Yet)

What if you were given the following design specification:


What makes this circuit so different from those we've discussed before?

1. "State" - i.e. the circuit has memory
2. The output was changed by a input "event" (pushing a button) rather than an input "value"

## Digital State

One model of what we'd like to build


Plan: Build a Sequential Circuit with stored digital STATE -

- Memory stores CURRENT state, produced at output
- Combinational Logic computes
- NEXT state (from input, current state)
- OUTPUT bit (from input, current state) called a Mealy machine. If
- State changes on LOAD control input


## Our next building block: the D register

The edge-triggered D register: on the rising edge of CLK, the value of $D$ is saved in the register and then shortly afterwards appears on $Q$.


## D-Register Timing - I



## D-Register Internals - 74LS74




CLK


D


$$
\begin{array}{ll}
t_{\text {SETUP }}=20 n s & t_{\text {PD-HL }}=40 n s \\
t_{\text {HOLD }}=5 n s & t_{\text {PD-LH }}=25 n s
\end{array}
$$

D-Register Timing - II


The bad news: you have to change your design if this constraint isn't met.

## Single-clock Synchronous Circuits



## Clocks are Not Perfect: Clock Skew



## Positive and Negative Skew



Launching edge arrives before the receiving edge


Receiving edge arrives before the launching edge
>Adapted from J. Rabaey, A. Chandrakasan, B. Nikolic,
"Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.

## D-Register Timing With Skew


$C L K_{\text {reg2 }}$ rising edge might fall
In the real world the clock signal arrives at different registers at different times. The difference in arrival times (pos or neg) is called the clock skew $t_{\text {skew }}$.
$\dagger_{\text {skew }}=\dagger_{\text {Rn, lk2 }}-\dagger_{\text {Rn, clk1 }}$
We can update our two timing constraints to reflect the worst-case skew

Setup time: $\quad t_{\text {Rn,ckk }}=t_{\text {Rnn+,.ck }}$
$\dagger_{\text {Rn, } 1 \mathrm{lk} 1}+\dagger_{\text {PD,reg1 }}+\dagger_{\text {PD, logic }}+\dagger_{\text {SETUP, reg } 2} \leq \dagger_{\text {Rn+1, clk2 }}$
$\dagger_{\text {PD, reg1 }}+\dagger_{\text {PD,logic }}+\dagger_{\text {SETUP, reg } 2} \leq \dagger_{C L K}+\dagger_{\text {skew }}$
Hold time:
$\dagger_{\mathrm{Rn}, \mathrm{llk} 1}+\dagger_{\mathrm{CD}, \text { reg1 }}+\dagger_{\mathrm{CD}, \text { logic }} \geq \dagger_{\mathrm{Rn}, \mathrm{llk} 2}{ }^{+} \dagger_{\text {HOLD, reg2 }}$ $\dagger_{C D, \text { reg }}{ }^{+\dagger}{ }_{C D, \text { logic }} \geq \dagger_{\text {HOLD, reg2 }}{ }^{+} \dagger_{\text {skew }}$
Thus clock skew increases the minimum cycle time of our design and makes it harder to meet register hold times.
anywhere in this region. Which skew is tougher to deal with (pos or neg)?

## Delay Estimation : Simple RC Networks



## RC Equation

$$
\begin{array}{ll}
V_{\mathrm{s}}=5 \mathrm{~V} & \begin{array}{l}
V_{\mathrm{s}}=5 \mathrm{~V} \\
\mathrm{R}
\end{array} \\
\begin{array}{l}
+ \\
V_{c} \\
- \\
V_{c}=5\left(1-e^{-\frac{t}{R C}}\right)
\end{array} & \begin{array}{l}
V_{s}=V_{R}+V_{C} \\
V_{s}=i_{R} R+V_{c} \quad i_{R}=C \frac{d V_{c}}{d t} \\
V_{s}=R C \frac{d V_{c}}{d t}+V_{c}
\end{array} \\
& V_{c}=V_{s}\left(1-e^{-\frac{t}{R C}}\right)
\end{array}
$$

## Clocks are Not Perfect: Clock Jitter



Typical crystal oscillator

$$
\begin{equation*}
\dagger_{c l k}-2 \dagger_{j i t t e r}>t_{p d}+t_{s u}+\dagger_{\text {logic }} \tag{10ns}
\end{equation*}
$$

Jitter: 1ps

## Sequential Circuit Timing



Questions:

- Constraints on $\dagger_{C D}$ for the logic? $>1 \mathrm{~ns}$
- Minimum clock period?
$>10 \mathrm{~ns}\left(\dagger_{\text {PD }, R}+\dagger_{\text {PD, }}+\dagger_{\text {SETUP }, R}\right)$
- Setup, Hold times for Inputs?

$$
\begin{aligned}
& \dagger_{\text {SETUP,Innut }}=\dagger_{\text {PD,L }}+\dagger_{\text {SETUP }, R} \\
& \dagger_{\text {HOLD,Input }}=\dagger_{\text {HOLD,R }}-\dagger_{\text {CD }, L}
\end{aligned}
$$

This is a simple Finite State Machine ... more on next time!

## The Sequential always Block

Edge-triggered circuits are described using a sequential always block

Sequential

```
module comb(input a, b, sel,
    output reg out);
    always @(*) begin
        if (se1) out = b;
        else out = a;
    end
endmodule
```



```
module seq(input a, b, sel, clk,
    output reg out);
    always @(posedge clk) begin
        if (sel) out <= b;
        else out <= a;
    end
endmodule
```



## Importance of the Sensitivity List

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

D-Register with synchronous clear

```
module dff_sync_clear(
    input d, clearb, clock,
    output reg q
);
    always @(posedge clock)
        begin
            if (!clearb) q <= 1'b0;
            else q <= d;
        end
endmodule
```

a7ways block entered only at each positive clock edge

D-Register with asynchronous clear

```
module dff_sync_clear(
    input d, clearb, clock,
    output reg q
);
    always @(negedge clearb or posedge clock)
        begin
            if (!clearb) q <= 1'b0;
            else q <= d;
        end
endmodule
```

a7ways block entered immediately when (active-low) clearb is asserted

Note: The following is incorrect syntax: always @(clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

- Assign any signal or variable from only one always block. Be wary of race conditions: always blocks with same trigger execute concurrently...


## Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment ( $=$ ): evaluation and assignment are immediate

```
always @(*) begin
    x = a | b; // 1. evaluate a|b, assign result to x
    y = a ^ b ^ c; // 2. evaluate a^b^c, assign result to y
    z = b & ~c; // 3. evaluate b&(~c), assign result to z
end
```

Nonblocking assignment (<=): all assignments deferred to end of simulation time step after all right-hand sides have been evaluated (even those in other active always blocks)

```
always @(*) begin
    x <= a | b; // 1. evaluate a|b, but defer assignment to x
    y<= a ^ b ^ c; // 2. evaluate a^b^c, but defer assignment to y
    z <= b & ~c; // 3. evaluate b&(~c), but defer assignment to z
    // 4. end of time step: assign new values to x, y and z
end
```

Sometimes, as above, both produce the same result. Sometimes, not!

## Blocking vs. Nonblocking Assignments

- Guaranteed question on job interviews with Verilog questions.
- Blocking assignment (=): evaluation and assignment are immediate; subsequent statements affected.
- Nonblocking assignment (<=): all assignments deferred to end of simulation time step after all right-hand sides have been evaluated (even those in other active always blocks)

Sometimes, as above, both produce the same result. Sometimes, not!

## Assignment Styles for Sequential Logic

What we want:
Register Based Digital Delay Line


Will nonblocking and blocking assignments both produce the desired result? ("old" means value before clock edge, "new" means the value after most recent assignment)

```
modu7e nonblocking(
    input in, clk,
    output reg out
);
    reg q1, q2;
    always @(posedge clk) begin
        q1 <= in;
        q2 <= q1; // uses old q1
        out <= q2; // uses old q2
    end
```

endmodule

```
module blocking(
    input in, clk,
    output reg out
);
    reg q1, q2;
    always @(posedge clk) begin
        q1 = in;
        q2 = q1; // uses new q1
        out = q2; // uses new q2
    end
```

endmodule

## Use Nonblocking for Sequential Logic

```
always @(posedge clk) begin
    q1 <= in;
    q2 <= q1; // uses old q1
    out <= q2; // uses old q2
    end
```

"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in, q1, and q2."


```
always @(posedge clk) begin
    q1 = in;
        q2 = q1; // uses new q1
        out = q2; // uses new q2
    end
```

"At each rising clock edge, q1 = in. After that, $q 2=q 1$.
After that, out $=q 2$. Therefore out = in."


- Blocking assignments do not reflect the intrinsic behavior of multistage sequential logic
- Guideline: use nonblocking assignments for sequential always blocks


## always block

- Sequential always block: always @(posedge clock) use <=
- Combinatorial always block: always @ * use =
- Results of operators (LHS) inside always block (sequential and combinatorial) must be declared as "reg"
- Equivalent Verilog

$$
\begin{aligned}
& \text { reg z } \\
& \text { always @ * } \\
& z=x \& \& y
\end{aligned}
$$

- case statements must be used within an always block; include default case


## Sequential always block style

```
// There are two styles for creating this sample divider. The
// first uses sequential always block for state assignment and
// a combinational always block for next-state. This style tends
// to result in fewer errors.
//
// An alternate approach is to use a single always block. An example
// of a divide by 5 counter will illustrate the differences
```

///////////////////////////////
// Sequential always block with a
// combinational always block
reg [3:0] count1, next_count1;
always @(posedge clk)

```
        count1 <= next_count1;
```

    always @* begin
    if (reset) next_count1 = 0;
    else next_count1 =
            (count1 ==4) ? \(0:\) count \(1+1\);
    end
    assign enable1 $=($ count1 $==4)$;
///////////////////////////////
//////////////////////////////
// Single always block
//
reg [3:0] count2;
always @(posedge clk) begin
if (reset) count2 <= 0;
else count2 <= (count2 ==4) ? 0 : count2 +1 ;
end
assign enable2 $=($ count2 $==4)$;
///////////////////////////////

## Coding Guidelines

The following helpful guidelines are from the Cummings paper. If followed, they ensure your simulation results will match what they synthesized hardware will do:

1. When modeling sequential logic, use nonblocking assignments.
2. When modeling latches, use nonblocking assignments.
3. When modeling combinational logic with an always block, use blocking assignments.
4. When modeling both sequential and "combinational" logic within the same always block, use nonblocking assignments.
5. Do not mix blocking and nonblocking assignments in the same always block.
6. Do not make assignments to the same variable from more than one always block.
7. Use $\$$ strobe to display values that have been assigned using nonblocking assignments.
8. Do not make assignments using \#0 delays.

For more info see: http://www.sunburst-design.com/papers/CummingsSNUG2002Boston_NBAwithDelays.pdf
\#1 thing we will be checking in your Verilog submissions!

## Guideline 4: Sequential and "combinatorial" logic in the same always block

module nbex1
(output reg $q$,
input clk, rst_n,
input $a, b$ );
reg y:
always @(a or b)
$y=a^{\wedge} \mathrm{b} ; \longleftarrow$ Combinatorial
always @(posedge clk or negedge rst_n)

$$
\text { if (!rst_n) } q<=1 \text { 'b0; }
$$

$$
\text { else } q<=y \text {; }
$$

module nbex2
(output $q$, input clk, rst_n, input $a, b$ );
reg q:
always @(posedge clk or
negedge rst_n)
if (! ${ }^{\prime} s t \_n$ ) $q<=1$ 'b0;
else $q<=a^{\wedge} b$;
endmodule
Combinatorial logic
endmodule

## = vs. <= inside always



Rule: always change state using <= (e.g., inside always @(posedge c7k)...)

## Implementation for on/off button

button
light

module onoff(input button, output reg light);
always @(posedge button) light <= ~light; endmodule


## Synchronous on/off button

When designing a system that accepts many inputs it would be hard to have input changes serve as the system clock (which input would we use?). So we'll use a single clock of some fixed frequency and have the inputs control what state changes happen on rising clock edges.

For most of our lab designs we'll use a 27 MHz system clock (37ns clock period).

```
module onoff_sync(input clk, button,
    output reg light);
    always @ (posedge clk) begin
        if (button) light <= ~light;
    end
endmodule
```


## Resetting to a known state

Usually one can't rely on registers powering-on to a particular initial state*. So most designs have a RESET signal that when asserted initializes all the state to known, mutually consistent initial values.

```
module onoff_sync(input clk, reset, button,
    output reg light);
    a7ways @ (posedge clk) begin
    if (reset) light <= 0;
    else if (button) light <= ~light;
    end
endmodule
```

* Actually, our FPGAs will reset all registers to 0 when the device is programmed. But it's nice to be able to press a reset button to return to a known state rather than starting from scratch by reprogramming the device.


## Clocks are fast, we're slow!

The circuit on the last slide toggles the light on every rising clock edge for which button is 1 . But clocks are fast ( 27 MHz !) and our fingers are slow, so how do we press the button for just one clock edge? Answer: we can't, but we can add some state that remembers what button was last clock cycle and then detect the clock cycles when button changes from 0 to 1 .

```
module onoff_sync(input clk, reset, button,
    output reg light);
    reg old_button; // state of button last clk
    always @ (posedge clk) begin
    if (reset)
        begin light <= 0; old_button <= 0; end
    else if (old_button==0 && button==1)
        // button changed from 0 to 1
        light <= ~light;
    old_button <= button;
    end
endmodule
```


## Asynchronous Inputs in Sequential Systems

What about external signals?


When an asynchronous signal causes a setup/hold violation...


Transition is missed on first clock cycle, but caught on next clock cycle.


Transition is caught on first clock cycle.


Output is metastable for an indeterminate amount of time.

Q: Which cases are problematic?

## Asynchronous Inputs in Sequential Systems

All of them can be, if more than one happens simultaneously within the same circuit.

Guideline: ensure that external signals directly feed exactly one flip-flop


This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?

## Handling Metastability

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize


How many registers are necessary?

- Depends on many design parameters (clock speed, device speeds, ...)
- In 6.111, a pair of synchronization registers is sufficient


## One last little problem...

Mechanical buttons exhibit contact "bounce" when they change position, leading to multiple output transitions before finally stabilizing in the new position:


We need a debouncing circuit!


```
// Switch Debounce Module
// use your system clock for the clock input
// to produce a synchronous, debounced output
// DELAY = .01 sec with a 27Mhz clock
module debounce #(parameter DELAY=270000-1)
                                    (input reset, clock, bouncey,
                                    output reg steady);
    reg [18:0] count;
    reg old;
    always @(posedge clock)
endmodu7e
```


## One last little problem...

Mechanical buttons exhibit contact "bounce" when they change position, leading to multiple output transitions before finally stabilizing in the new position:


We need a debouncing circuit!


```
// Switch Debounce Module
// use your system clock for the clock input
// to produce a synchronous, debounced output
// DELAY = . 01 sec with a 27Mhz clock
module debounce #(parameter DELAY=270000-1)
                                    (input reset, clock, bouncey,
                                    output reg steady);
reg [18:0] count;
reg old;
always @(posedge clock)
    if (reset) // return to known state
        begin
                count <= 0;
                old <= bouncey;
                steady <= bouncey;
        end
    else if (bouncey != old) // input changed
        begin
                old <= bouncey;
                count <= 0;
        end
    else if (count == DELAY) // stable!
        steady <= old;
    else // waiting..
        count <= count+1;
```

```
endmodule
```

```
endmodule
```


## On/off button: final answer

```
module onoff_sync(input clk, reset, button_in,
    output reg light);
    // synchronizer
    reg button,btemp;
    always @(posedge clk)
    {button,btemp} <= {btemp,button_in};
    // debounce push button
    wire bpressed;
    debounce db1(.clock(clk),.reset(reset),
        .bouncey(button),.steady(bpressed));
    reg old_bpressed; // state last clk cycle
    always @ (posedge clk) begin
    if (reset)
        begin light <= 0; old_bpressed <= 0; end
        else if (old_bpressed==0 && bpressed==1)
        // button changed from 0 to 1
        light <= ~light;
        old_bpressed <= bpressed;
    end
endmodule
```


## Example: A Simple Counter



```
// 4-bit counter with enable and synchronous clear
module counter (input clk,enb, clr,
            output reg [3:0] count);
    always @(posedge clk) begin
        count <= c1r ? 4’b0 : (enb ? count+1 : count);
        end
    endmodule
```

