




Pipelining & Verilog

- 6.UAP?
- Division
- Latency & Throughput
- Pipelining to increase throughput
- Retiming
- Verilog Math Functions

Cyclic redundancy check - CRC

$$\text{CRC16 } (x^{16} + x^{15} + x^2 + 1)$$



The CRC-16 detects all single errors, all double bit errors and all errors with burst less than 16 bits in length.

- Each “r” is a register, all clocked with a common clock. Common clock not shown
- As shown, for register r_{15} , the output is $r[15]$ and the input is the sum of $r[14]$, $r[15]$ and data input x_{16} , etc
- The small round circles with the plus sign are adders implemented with XOR gates.
- Initialize r to $16'hFFFF$ at start


CRC Solution

CRC16: $x^{16} + x^{15} + x^2 + 1$

```

module lpset6(
  input clock,
  input start,
  input data,
  output done,
  output reg [15:0] r
);
parameter IDLE=0;
parameter CRC_CALC=1;

```



```

wire x16 = data;
reg state=0;
reg [5:0] counter=0; //my counter



always @ (posedge clock) begin
  case (state)
    IDLE: begin
      state <= (start) ? CRC_CALC : IDLE;
      r <= 16'hFFFF; //start reset FSM
      counter <= 47;
    end

    CRC_CALC: begin
      r[15] <= r[14] + r[15] + x16;
      r[14:3] <= r[13:2];
      r[2] <= r[1] + r[15] + x16;
      r[1] <= r[0];
      r[0] <= r[15] + x16;
      counter <= counter - 1;
      state <= (counter == 1) ? IDLE : CRC_CALC;
    end

  endcase


  assign done = (counter == 0);
endmodule

```



Sequential Divider


Assume the Dividend (A) and the divisor (B) have N bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single subtraction at a time and then cycle the circuit N times. This circuit works on unsigned operands; for signed operands one can remember the signs, make operands positive, then correct sign of result.



```
Init:  $P \leftarrow 0$ , load A and B
Repeat N times {
  shift P/A left one bit
  temp = P-B
  if (temp > 0)
    { $P \leftarrow \text{temp}$ ,  $A_{\text{LSB}} \leftarrow 1$ }
  else  $A_{\text{LSB}} \leftarrow 0$ 
}
Done: Q in A, R in P
```

Sequential Divider

P	A	7/3 0111/11
0000	0111	Initial value
0000	1110	Shift
<u>1101</u>		Use twos complement of 0011 for subtraction
1101		Subtract
0000	1110	Restore, set $A_{lsb} = 0$
0001	1100	Shift
<u>1101</u>		
1101		Subtract
0001	1100	Restore, set $A_{lsb} = 0$
0011	1000	Shift
<u>1101</u>		
0000	1001	Subtract, set $A_{lsb} = 1$
0001	0010	Shift
<u>1101</u>		
1110		Subtract
0001	0010	Restore, set $A_{lsb} = 0$



```

Init: P ← 0, load A and B
Repeat N times {
  shift P/A left one bit
  temp = P - B
  if (temp > 0)
    {P ← temp, ALSB ← 1}
  else ALSB ← 0
}
Done: Q in A, R in P
  
```

Verilog divider.v

```
// The divider module divides one number by another. It
// produces a signal named "ready" when the quotient output
// is ready, and takes a signal named "start" to indicate
// the the input dividend and divider is ready.
// sign -- 0 for unsigned, 1 for twos complement

// It uses a simple restoring divide algorithm.
// http://en.wikipedia.org/wiki/Division\_\(digital\)#Restoring\_division

module divider #(parameter WIDTH = 8)
  (input clk, sign, start,
   input [WIDTH-1:0] dividend,
   input [WIDTH-1:0] divider,
   output reg [WIDTH-1:0] quotient,
   output [WIDTH-1:0] remainder;
   output ready);

  reg [WIDTH-1:0] quotient_temp;
  reg [WIDTH*2-1:0] dividend_copy, divider_copy, diff;
  reg negative_output;

  wire [WIDTH-1:0] remainder = (!negative_output) ?
    dividend_copy[WIDTH-1:0] : ~dividend_copy[WIDTH-1:0] + 1'b1;

  reg [5:0] bit;
  reg del_ready = 1;
  wire ready = (!bit) & ~del_ready;


  wire [WIDTH-2:0] zeros = 0;
  initial bit = 0;
  initial negative_output = 0;
```

```
always @( posedge clk ) begin
  del_ready <= !bit;
  if( start ) begin

    bit = WIDTH;
    quotient = 0;
    quotient_temp = 0;
    dividend_copy = (!sign || !dividend[WIDTH-1]) ?
      {1'b0,zeros,dividend} :
      {1'b0,zeros,~dividend + 1'b1};
    divider_copy = (!sign || !divider[WIDTH-1]) ?
      {1'b0,divider,zeros} :
      {1'b0,~divider + 1'b1,zeros};

    negative_output = sign &&
      ((divider[WIDTH-1] && !dividend[WIDTH-1])
       || (!divider[WIDTH-1] && dividend[WIDTH-1]));
  end
  else if ( bit > 0 ) begin
    diff = dividend_copy - divider_copy;
    quotient_temp = quotient_temp << 1;
    if( !diff[WIDTH*2-1] ) begin
      dividend_copy = diff;
      quotient_temp[0] = 1'd1;
    end
    quotient = (!negative_output) ?
      quotient_temp :
      ~quotient_temp + 1'b1;
    divider_copy = divider_copy >> 1;
    bit = bit - 1'b1;
  end
end
endmodule
```

Math Functions in Coregen



Wide selection of math functions available

Coregen Divider

Divider Generator v1.0

LogiCORE

Divider Generator v1.0

Component Name:

Algorithm Selection

Please select one of the following algorithm types for use with this implementation.

Algorithm Type:

Optional Pins

- ACLR
- SCLR
- CE

SCLR/CE Priority

- SCLR overrides CE
- CE overrides SCLR

not necessary many applications

Details in data sheet.

View Data Sheet

Page 1 of 2

< Back Next > Finish Cancel

Coregen Divider

Divider Generator v1.0

LogiCORE

Fixed Implementation Options

Bus Widths

Dividend Width : 16 Range: 2..32

Divisor Width : 16 Range: 2..32

Divider Type

Clocks per Division : 1

Operand Sign

Unsigned

Signed (2's complement)

Remainder Options

Remainder Type : Remainder

Fractional Width : 16 Range: 2..32

Block Diagram:

Inputs: DIVDEND[31:0], DIMSOR[31:0], DIVDEND_SIGN, DIVDEND_MANTISSA[31:0], DIVDEND_EXPONENT[31:0], DIMSOR_SIGN, DIMSOR_MANTISSA[31:0], DIMSOR_EXPONENT[31:0], ACLR, SCLR, CE, CLK

Outputs: [31:0]QUOTIENT, [31:0]REMAINDER, QUOTIENT_SIGN, [31:0]QUOTIENT_MANTISSA, [31:0]QUOTIENT_EXPONENT, OVERFLOW, UNDERFLOW, RFD

Ready For Data: needed if clocks/divide >1

Chose minimum number for application

View Data Sheet Page 2 of 2 < Back Next > Finish Cancel

Performance Metrics for Circuits

Circuit **Latency** (L): time between arrival of new input and generation of corresponding output.

For combinational circuits this is just t_{PD} .

Circuit **Throughput** (T): Rate at which new outputs appear.

For combinational circuits this is just $1/t_{PD}$ or $1/L$.

Coregen Divider Latency




Figure 2: Latency Example (Clocks per Division = 4)

Table 4: Latency of Fixed-point Solution Based on Divider Parameters


Signed	Fractional	Clks/Div	Latency
False	False	1	M+2
False	False	>1	M+3
False	True	1	M+F+2
False	True	>1	M+F+3
True	False	1	M+4
True	False	>1	M+5
True	True	1	M+F+4
True	True	>1	M+F+5

Note: M=dividend width, F=fractional remainder width.

Latency dependent on dividend width + fractional remainder width

The divclk_sel parameter allows a range of choices of throughput versus area. With divclk_sel = 1, the core is fully pipelined, so it will have maximal throughput of one division per clock cycle, but will occupy the most area. The divclk_sel selections of 2, 4 and 8 reduce the throughput by those respective factors for smaller core sizes.

Performance of Combinational Circuits




For combinational logic:

$$L = t_{PD}$$

$$T = 1/t_{PD}$$

We can't get the answer faster, but are we making effective use of our hardware at all times?




F & G are "idle", just holding their outputs stable while H performs its computation


Retiming: A very useful transform

Retiming is the action of moving registers around in the system

- Registers have to be moved from ALL inputs to ALL outputs or vice versa




Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of the edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.




Benefits of retiming:

- Modify critical path delay
- Reduce total number of registers



Retiming Combinational Circuits aka "Pipelining"



$$L = 45$$

$$T = 1/45$$


Assuming ideal registers:
i.e., $t_{PD} = 0$, $t_{SETUP} = 0$

$$\rightarrow t_{CLK} = 25$$

$$L = 2 * t_{CLK} = 50$$

$$T = 1/t_{CLK} = 1/25$$

Pipeline diagrams



The results associated with a particular set of input data moves *diagonally* through the diagram, progressing through one pipeline stage each clock cycle.

Pipeline Conventions

DEFINITION:

a *K-Stage Pipeline* ("K-pipeline") is an acyclic circuit having exactly K registers on *every* path from an input to an output.

a COMBINATIONAL CIRCUIT is thus an 0-stage pipeline.

CONVENTION:

Every pipeline stage, hence every K-Stage pipeline, has a register on its *OUTPUT* (not on its input).

ALWAYS:


The CLOCK common to all registers must have a period sufficient to cover propagation over combinational paths PLUS (input) register t_{PD} PLUS (output) register t_{SETUP} .

The LATENCY of a K-pipeline is K times the period of the clock common to all registers.

The THROUGHPUT of a K-pipeline is the frequency of the clock.

Ill-formed pipelines

Consider a BAD job of pipelining:



For what value of K is the following circuit a K-Pipeline? _____ none

Problem:

Successive inputs get mixed: e.g., $B(A(X_{i+1}), Y_i)$. This happened because some paths from inputs to outputs have 2 registers, and some have only 1!

This CAN'T HAPPEN on a well-formed K pipeline!

A pipelining methodology

Step 1:

Add a register on each output.


Step 2:

Add another register on each output. Draw a cut-set contour that includes all the new registers and some part of the circuit. Retime by moving regs from all outputs to all inputs of cut-set.

Repeat until satisfied with T.

STRATEGY:


Focus your attention on placing pipelining registers around the slowest circuit elements (BOTTLENECKS).



$$T = 1/8\text{ns}$$

$$L = 24\text{ns}$$

Pipeline Example




OBSERVATIONS:

- 1-pipeline improves neither L or T.
- T improved by breaking long combinational paths, allowing faster clock.
- Too many stages cost L, don't improve T.
- Back-to-back registers are often required to keep pipeline well-formed.

	LATENCY	THROUGHPUT
0-pipe:	4	1/4
1-pipe:	4	1/4
2-pipe:	4	1/2
3-pipe:	6	1/2

Pipeline Example - Verilog



No pipeline


```
assign y = G(x);           // logic for y
assign pixel = C(y)       // logic for pixel
```



Lab 3 Pong

- G = game logic 8ns tpd
- C = draw round puck, use multiply with 9ns tpd
- System clock 65mhz = 15ns period - opps

```
reg [N:0] x,y;
reg [23:0] pixel
always @ * begin
    y=G(x);
    pixel = C(y);
end
```



Pipeline


```
always @(posedge clock) begin
    ...
    y2 <= G(x);           // pipeline y
    pixel <= C(y2)       // pipeline pixel
end
```

end

Latency = 2 clock cycles!
Implications?

Increasing Throughput: Pipelining


Idea: split processing across several clock cycles by dividing circuit into pipeline stages separated by registers that hold values passing from one stage to the next.



Throughput = $1/4t_{PD,FA}$ instead of $1/8t_{PD,FA}$)

How about $t_{PD} = 1/2 t_{PD,FA}$?

★ = register



Timing Reports

The screenshot shows the Xilinx ISE Synthesis Report interface. On the left, the 'Sources for: Implementation' pane shows the project hierarchy, and the 'Processes for: lab4' pane shows the synthesis process. The main window displays the 'Synthesis Report' with a table of timing data and several annotations.

Synthesis report (Annotation pointing to the report title)

65mhz = 27mhz*2.4 (Annotation pointing to the Source Clock value)

Multiple: 7.251ns (Annotation pointing to the Delay value for MULT18X18:A10->P20)

Total Propagation delay: 34.8ns (Annotation pointing to the Total delay value)



Cell:in->out	fanout	Delay	Net Delay	
FDE:C->Q	10	0.568	1.171	pg/puck_x_6 (pg/puck_x_6)
LUT4:I0->O	5	0.439	0.804	pg/puck/Madd_x1_index000011 (pg/puck/Ma
LUT3:I2->O	1	0.439	0.000	pg/puck/Mcompar_x1_cmp_gt0000_lut<9> (f
MUXCY:S->O	1	0.298	0.000	pg/puck/Mcompar_x1_cmp_gt0000_cy<9> (pg
MUXCY:CI->O	1	0.053	0.000	pg/puck/Mcompar_x1_cmp_gt0000_cy<10> (f
MUXCY:CI->O	22	0.942		pg/puck/Mcompar_x1_cmp_gt0000_cy<11> (f
LUT4:I0->O	1	0.439		pg/puck/Mcompar_x1_cmp_gt0000_cy<11> (f
MUXF5:I1->O	1	0.436		pg/puck/Mcompar_x1_cmp_gt0000_cy<11> (f
LUT3:I1->O	1	0.439	0.000	pg/puck/Msub_x1_lut<7> (pg/puck/Msub_x1
MUXCY:S->O	1	0.298	0.000	pg/puck/Msub_x1_cy<7> (pg/puck/Msub_x1
MUXCY:CI->O	1	0.053	0.000	pg/puck/Msub_x1_cy<8> (pg/puck/Msub_x1
MUXCY:CI->O	0	0.053	0.000	pg/puck/Msub_x1_cy<9> (pg/puck/Msub_x1
XORCY:CI->O	3	1.274	0.725	pg/puck/Msub_x1_xor<10> (pg/puck/x1<10>
MULT18X18:A10->P20	1	7.251	0.802	pg/puck/Mmult_rpixel_mult0000 (pg/puck/
LUT1:I0->O	1	0.439	0.000	pg/puck/Madd_rpixel_addsub0001_cy<20>_r
MUXCY:S->O	1	0.298	0.000	pg/puck/Madd_rpixel_addsub0001_cy<20>_r
XORCY:CI->O	1	1.274	0.552	pg/puck/Madd_rpixel_addsub0001_xor<21>_r
LUT4:I2->O	1	0.439	0.000	pg/puck/Mcompar_rpixel_cmp_lt0002_lut<3
MUXCY:S->O	1	1.187	0.726	pg/puck/Mcompar_rpixel_cmp_lt0002_cy<3>
LUT4:I1->O	7	0.439	0.856	pg/puck/rpixel<0>63_SW0 (N74)
LUT4:I3->O	44	0.439	1.404	pg/puck/rpixel<0>63 (ball_pixel<0>)
LUT2:I0->O	1	0.439	0.000	Madd_reg_green_lut<0> (Madd_reg_green_l
MUXCY:S->O	1	0.298	0.000	Madd_reg_green_cy<0> (Madd_reg_green_cy
MUXCY:CI->O	1	0.053	0.000	Madd_reg_green_cy<1> (Madd_reg_green_cy
MUXCY:CI->O	1	0.053	0.000	Madd_reg_green_cy<2> (Madd_reg_green_cy
MUXCY:CI->O	1	0.053	0.000	Madd_reg_green_cy<3> (Madd_reg_green_cy
MUXCY:CI->O	1	0.053	0.000	Madd_reg_green_cy<4> (Madd_reg_green_cy
MUXCY:CI->O	1	0.053	0.000	Madd_reg_green_cy<5> (Madd_reg_green_cy
MUXCY:CI->O	0	0.053	0.000	Madd_reg_green_cy<6> (Madd_reg_green_cy
XORCY:CI->O	1	1.274	0.557	Madd_reg_green_xor<7> (reg_green<7>)
LUT4:I3->O	1	0.439	0.517	vga_out_green<7>1 (vga_out_green_7_OBUF
OBUF:I->O		4.361		vga_out_green_7_OBUF (vga_out_green<7>)
Total			34.803ns	(24.626ns logic, 10.177ns route)

History of Computational Fabrics

- Discrete devices: relays, transistors (1940s-50s)
- Discrete logic gates (1950s-60s)
- Integrated circuits (1960s-70s)
 - e.g. TTL packages: Data Book for 100's of different parts
- Gate Arrays (IBM 1970s)
 - Transistors are pre-placed on the chip & Place and Route software puts the chip together automatically – only program the interconnect (mask programming)
- Software Based Schemes (1970's- present)
 - Run instructions on a general purpose core
- Programmable Logic (1980's to present)
 - A chip that be reprogrammed after it has been fabricated
 - Examples: PALs, EPROM, EEPROM, PLDs, FPGAs
 - Excellent support for mapping from Verilog
- ASIC Design (1980's to present)
 - Turn Verilog directly into layout using a library of standard cells
 - Effective for high-volume and efficient use of silicon area


Reconfigurable Logic

- **Logic blocks**
 - To implement combinational and sequential logic
- **Interconnect**
 - Wires to connect inputs and outputs to logic blocks
- **I/O blocks**
 - Special logic blocks at periphery of device for external connections
- **Key questions:**
 - How to make logic blocks programmable? (after chip has been fabbed!)
 - What should the logic granularity be?
 - How to make the wires programmable? (after chip has been fabbed!)
 - Specialized wiring structures for local vs. long distance routes?
 - How many wires per logic block?




Programmable Array Logic (PAL)

- Based on the fact that any combinational logic can be realized as a sum-of-products
- PALs feature an array of AND-OR gates with programmable interconnect




RAM Based Field Programmable Logic - Xilinx



LUT Mapping

- N-LUT direct implementation of a truth table: any function of n-inputs.
- N-LUT requires 2^N storage elements (latches)
- N-inputs select one latch location (like a memory)



Configuring the CLB as a RAM




Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM

Read is same as a LUT Function!

Xilinx 4000 Interconnect







Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

Xilinx 4000 Interconnect Details




Wires are not ideal!

Add Bells & Whistles




Courtesy of David B. Parlour, ISSCC 2004 Tutorial,
“The Reality and Promise of Reconfigurable Computing in Digital Signal Processing”

The Virtex II CLB (Half Slice Shown)



DS031_01_080501

Adder Implementation



DS031_01_080501

FPGA's



DSP with 25x18 multiplier

Gigabit ethernet support


Part Number	LX75T	LX130T	LX195T	LX240T	LX365T	LX550T	LX760	SX315T	SX475T
Logic Cells	74.5K	128K	200K	241K	364K	550K	759K	315K	476K
CLB Flip-Flops	93.1K	160K	250K	301K	455K	687K	948K	394K	595K
Maximum Distributed RAM (Kbits)	1,045	1,740	3,040	3,650	4,130	6,200	8,280	5,090	7,640
Block RAM/FIFO w/ ECC (36Kbits each)	156	264	344	416	416	632	720	704	1,064
Total Block RAM (Kbits)	5,616	9,504	12,384	14,976	14,976	22,752	25,920	25,344	38,304
Mixed Mode Clock Managers (MMCM)	6	10	10	12	12	18	18	12	18
DSP48E1 Slices	288	480	640	768	576	864	864	1,344	2,016
PCI Express® Interface Blocks	1	2	2	2	2	2	0	2	2
10/100/1000 Ethernet MAC Blocks	4	4	4	4	4	4	0	4	4
GTX Low-Power Transceivers	12	20	20	24	24	36	0	24	36
Package	Area (Pitch)	Maximum User I/O: Select IO™ Interface Pins (GTX Transceivers)							
FF484	23 x 23 mm (1.0 mm)	240 (8)	240 (8)						
FF784	29 x 29 mm (1.0 mm)	360 (12)	400 (12)	400 (12)	400 (12)				
FF1156	35 x 35 mm (1.0 mm)		600 (20)	600 (20)	600 (20)	600 (20)			
FF1759	42.5 x 42.5mm (1.0 mm)				720 (24)	720 (24)	840 (36)		720 (24) 840 (36)
FF1760	42.5 x 42.5mm (1.0 mm)						1,200 (0)	1,200 (0)	

* Preliminary product information, subject to change. Please contact your Xilinx representative for the latest information.

	CLB	Dist RAM	Block RAM	Multipliers
Virtex 2	8,448	1,056 kbit	2,592 kbit	144 (18x18)
Virtex 6	667,000	6,200 kbit	22,752 kbit	1,344 (25x18)
Spartan 3E	240	15 kbit	72 kbit	4 (18x18)
Artix-7 A100	7,925	1,188 kbit	4,860 kbit	240 (25x18)

Design Flow - Mapping


- Technology Mapping: Schematic/HDL to Physical Logic units
- Compile functions into basic LUT-based groups (function of target architecture)




```
always @(posedge clock or negedge reset)
begin
    if (! reset)
        q <= 0;
    else
        q <= (a&b&c) || (b&d);
end
```

Design Flow - Placement & Route

- **Placement** - assign logic location on a particular device



- **Routing** – iterative process to connect CLB inputs/outputs and IOBs. Optimizes critical path delay – *can take hours or days for large, dense designs*



Iterate placement if timing not met

Satisfy timing? → Generate Bitstream to config device




Challenge! Cannot use full chip for reasonable speeds (wires are not ideal).

Typically no more than 50% utilization.

Example: Verilog to FPGA

```
module adder64 (  
  input [63:0] a, b;  
  output [63:0] sum);
```

```
  assign sum = a + b;  
endmodule
```





64-bit Adder Example

Virtex II – XC2V2000

How are FPGAs Used?

Logic Emulation




FPGA-based Emulator
(courtesy of IKOS)

- Prototyping
 - Ensemble of gate arrays used to emulate a circuit to be manufactured
 - Get more/better/faster debugging done than with simulation
- Reconfigurable hardware
 - One hardware block used to implement more than one function
- Special-purpose computation engines
 - Hardware dedicated to solving one problem (or class of problems)
 - Accelerators attached to general-purpose computers (e.g., in a cell phone!)

Summary

- FPGA provide a flexible platform for implementing digital computing
- A rich set of macros and I/Os supported (multipliers, block RAMS, ROMS, high-speed I/O)
- A wide range of applications from prototyping (to validate a design before ASIC mapping) to high-performance spatial computing
- Interconnects are a major bottleneck (physical design and locality are important considerations)

Nexys 4 - DDR



Nexy4 Input Output

```
module labkit(  
    input CLK100MHZ,  
    input[15:0] SW,  
    input BTNC, BTNU, BTNL, BTNR, BTND,  
    output[3:0] VGA_R,  
    output[3:0] VGA_B,  
    output[3:0] VGA_G,  
    output[7:0] JA,  
    output VGA_HS,  
    output VGA_VS,  
    output LED16_B, LED16_G, LED16_R,  
    output LED17_B, LED17_G, LED17_R,  
    output[15:0] LED,  
    output[7:0] SEG, // segments A-G (0-6), DP (7)  
    output[7:0] AN // Display 0-7  
);  
  
assign data = {28'h0123456, SW[3:0]}; // display 0123456 + SW
```

XDC File

```
set_property -dict { PACKAGE_PIN N17  IOSTANDARD LVCMOS33 } [get_ports { BTNC }];  
    #IO_L9P_T1_DQS_14 Sch=btnc
```

```
set_property -dict { PACKAGE_PIN M18  IOSTANDARD LVCMOS33 } [get_ports { BTNU }];  
    #IO_L4N_T0_D05_14 Sch=btnu
```

```
set_property -dict { PACKAGE_PIN P17  IOSTANDARD LVCMOS33 } [get_ports { BTNL }];  
    #IO_L12P_T1_MRCC_14 Sch=btnl
```

```
set_property -dict { PACKAGE_PIN M17  IOSTANDARD LVCMOS33 } [get_ports { BTNR }];  
    #IO_L10N_T1_D15_14 Sch=btnr
```

```
set_property -dict { PACKAGE_PIN P18  IOSTANDARD LVCMOS33 } [get_ports { BTND }];  
    #IO_L9N_T1_DQS_D13_14 Sch=btnd
```

Dashboard

The screenshot displays the Xilinx Vivado IDE interface. The top menu bar includes File, Edit, Flow, Tools, Window, Layout, View, and Help. The title bar shows 'write_bitstream Complete' and 'Default Layout'. The main workspace is titled 'HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210292645450A'. A green notification bar at the top of the workspace states: 'There are no debug cores. Program device Refresh device'. The left sidebar contains the 'Flow Navigator' with sections for PROJECT MANAGER, IP INTEGRATOR, SIMULATION, RTL ANALYSIS, SYNTHESIS, and IMPLEMENTATION. The central workspace is divided into several panels:

- Hardware:** A table listing hardware components:

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/2102926454...	Open
xc7a100t_0 (1)	Programmed
XADC (System Monitor)	
- Hardware Device Properties:** Properties for 'xc7a100t_0':

Name:	xc7a100t_0
Part:	xc7a100t
ID code:	13631093
IR length:	6
Status:	Programmed
Programming file:	_test/lab4v1/lab4v1.runs/impl_1/lab4v1.runs/impl_1/impl1.bit
- dashboard_1:** Contains 'Dashboard Options' and 'XADC (xc7a100t_0)'. The XADC panel shows 'Temp 43.9°C' and a line graph of temperature over time.

The XADC graph shows temperature in degrees Celsius on the y-axis (ranging from 27.5 to 42.5) and time in HH:MM:SS on the x-axis (ranging from 09:27:30 to 09:28:15). The temperature fluctuates slightly around a mean value of approximately 43.9°C.

Loading Nexys4 Flash

1. Format a flash drive to have 1 fat32 partition
2. In vivado, click generate bitstream and afterwards do file->Export->Export_Bitstream_File to flash top-level directory
3. On the nexys 4, switch jumper JP1 to be on the USB/SD mode
4. Plug the usb stick into the nexys 4 while it's off and then power on. A yellow LED will flash while the bitstream is being loaded. When it's done, the green DONE led will turn on
5. You can remove the usb drive after your code is running


Vivado Simulation

The screenshot displays the Vivado IDE interface for a simulation project. The left sidebar shows the 'PROJECT MANAGER' and 'SIMULATION' sections. The 'PROJECT MANAGER' section includes 'Settings', 'Add Sources', 'Language Templates', and 'IP Catalog'. The 'SIMULATION' section includes 'Run Simulation'. The 'PROJECT MANAGER' section also includes 'IP INTEGRATOR' and 'SYNTHESIS' sections.

The main workspace is divided into three panes:

- Sources:** Shows the project hierarchy. Under 'Simulation Sources (1)', there is a folder 'sim_1 (1)' containing 'counter_tf2 (counter_tf2.v) (1)'. Below this, 'uut: counter (counter.v)' is listed.
- Simulation Scope Properties:** Shows the properties for the selected source 'counter_tf2.v'. It is 'Enabled' and located at 'D:\vivado_test\sim2\sim2.srcs\sou'. The type is 'Verilog' and the library is 'xil_defaultlib'.
- Code Editor:** Displays the Verilog code for 'counter_tf2.v'. The code is as follows:

```
1  `timescale 1ns / 1ps
2  module counter_tf2;
3      reg clk;
4      reg reset;
5      wire [4:0] count;
6
7      counter uut(
8          .clk(clk),
9          .reset(reset),
10         .count (count)
11     );
12
13     always #5 clk <=!clk;
14
15     initial begin
16         clk=0;
17         reset=0;
18         #100;
19         reset=1;
20         #25 reset = 0;
21     end
22
23 endmodule
24
```



Test Bench

```
module sample_tf;
  // Inputs
  reg bit_in;
  reg [3:0] bus_in;

  // Outputs
  wire out_bit;
  wire [7:0] out_bus;

  // Instantiate the Unit Under Test (UUT)
  sample uut (
    .bit_in(bit_in),
    .bus_in(bus_in),
    .out_bit(out_bit),
    .out_bus(out_bus)
  );

  initial begin
    // Initialize Inputs
    bit_in = 0;
    bus_in = 0;

    // Wait 100 ns for global reset to finish
    #100;

    // Add stimulus here

  end
endmodule
```

```
module sample(
  [input bit_in,
  input [3:0] bus_in,

  [output out_bit,
  output [7:0] out_bus
  );
  . . . Verilog . . .
endmodule
```

inputs must be initialized