



L5: Simple Sequential Circuits and Verilog

Acknowledgements: Nathan Ickes and Rex Min

Key Points from L4 (Sequential Blocks)

Classification:

- Latch: level sensitive (positive latch passes input to output on high phase, hold value on low phase)
- Register: edge-triggered (positive register samples input on rising edge)
- Flip-Flop: any element that has two stable states. Quite often Flip-flop also used denote an (edge-triggered) register



- Latches are used to build Registers (using the Master-Slave Configuration), but are almost NEVER used by itself in a standard digital design flow.
- Quite often, latches are inserted in the design by mistake (e.g., an error in your Verilog code). Make sure you understand the difference between the two.
- Several types of memory elements (SR, JK, T, D). We will most commonly use the D-Register, though you should understand how the different types are built and their functionality.







Register Timing Parameters

 T_{cq} : worst case rising edge clock to q delay $T_{cq, cd}$: contamination or minimum delay from clock to q T_{su} : setup time T_h : hold time

Logic Timing Parameters

T_{logic} : worst case delay through the combinational logic network T_{logic,cd}: contamination or minimum delay through logic network



Delay in Digital Circuits







System Timing (I): Minimum Period







System Timing (II): Minimum Delay









Edge-triggered circuits are described using a sequential always block

Combinational

<pre>module combinational(a, b, sel,</pre>
input a, b;
input sel;
output out;
reg out;
always @ (a or b or sel)
begin
if (sel) out = a;
else out = b;
end

endmodule



Sequential







- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

D Flip-flop with synchronous clear

```
module dff sync clear(d, clearb,
clock, q);
input d, clearb, clock;
                                          output q;
output q;
                                          reg q;
reg q;
always @ (posedge clock)
begin
                                          begin
  if (!clearb) q \le 1'b0;
  else q <= d;</pre>
                                          end
end
                                          endmodule
endmodule
```

always block entered only at each positive clock edge

D Flip-flop with asynchronous clear

```
module dff_async_clear(d, clearb, clock, q);
input d, clearb, clock;
output q;
reg q;
always @ (negedge clearb or posedge clock)
begin
    if (!clearb) q <= 1'b0;
    else q <= d;
end
endmodule
```

always block entered immediately when (active-low) clearb is asserted

Note: The following is incorrect syntax: always @ (clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

Assign any signal or variable from <u>only one</u> always block, Be wary of race conditions: always blocks execute in parallel



Simulation



DFF with Synchronous Clear



DFF with Asynchronous Clear

🗰 MAX+plus II -	c:\documents and	d settings\anantha\my d	ocuments\6.111\veri	log\lecture5\dff_async_	_clear - [dff_async_cl	ear.scf - Waveform Edi	tor]			
式 MAX+plus II 🛛 Fi	le Edit View Node	Assign Utilities Options	Window Help							_ 8 ×
▯ਫ਼∎ਫ਼	み 単良 の)	* 🍐 🖻 🖻 🖉 🖉	6 a d 1 4 4	i 🛛 🐔 🗸 🌋 🛣	照咒の					
Ref: 400.0	Ons 💽 🔸	• Time: 352.1ns	Interval: -4	7.9ns						^
A	arasta di			400.0ns						
🔆 Name:	Value:	200.0ns	300.0ns	400 Ons	500.0ns	600.0ns	700.0ns	800.0ns	900.0ns	1.C
🗊 – clock	ΤοΤ								-1	
📷 🛏 d	1									
📂 clearb					×					
Q q	1		04 1				1			
Q	-	1.4 100						2		~
1	7 3				´C	lear happ	pens on f	alling edg	ge of clea	arb 💦

Blocking vs. Nonblocking Assignments



- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate



 Nonblocking assignment: all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)



Sometimes, as above, both produce the same result. Sometimes, not!







Will nonblocking and blocking assignments both produce the desired result?

```
module blocking(in, clk, out);
module nonblocking(in, clk, out);
  input in, clk;
                                          input in, clk;
  output out;
                                          output out;
                                          reg q1, q2, out;
  reg q1, q2, out;
  always @ (posedge clk)
                                          always @ (posedge clk)
  begin
                                          begin
    q1 <= in;
                                            q1 = in;
    q2 <= q1;
                                            q^2 = q^1;
    out <= q_2;
                                            out = q_2;
  end
                                          end
endmodule
                                        endmodule
```





```
always @ (posedge clk)
begin
  q1 <= in;
  q2 <= q1;
  out <= q2;
end</pre>
```

```
"At each rising clock edge, q1, q2, and out
simultaneously receive the old values of in,
q1, and q2."
```

```
always @ (posedge clk)
begin
  q1 = in;
  q2 = q1;
  out = q2;
end
```

"At each rising clock edge, q1 = in. After that, q2 = q1 = in. After that, out = q2 = q1 = in. Therefore out = in."





Blocking assignments do not reflect the intrinsic behavior of multi-stage sequential logic

Guideline: use nonblocking assignments for sequential always blocks







Non-blocking Simulation

•	MAX+plus II - c:\	documents and se	ttings\anantha\my docume	nts\6.111\verilog\lecture	5\nonblocking - [non	blocking.scf - Wavefor	m Editor]			
-	MAX+plus II File	Edit View Node As	sign Utilities Options Window	Help						_ 7 ×
	6	B 8 × N	🍐 🖻 🖻 🖉 🂰 👔	a 🔉 🖬 💼 🖷 🐔	🏽 🖀 🖀 🐘 🔣 🤅	Q.				
L3	Ref: 900.0ns	+ +	Time: 304.5ns	Interval: -593.4ns						^
A	1									
Æ	Name:	Value:	100.0ns	200.0ns	300.0ns	400.0ns	500.0ns	600.0ns	700.0ns	800.0ns
	🗩 clk	T 1 T				i.				
	in 📰	0								
	 q1	0								
Ð	 q2	0								
Q							L			
E	out	Ö					-			
0			2							
4										~
X										>
2										

Blocking Simulation

	AAX+plus	ll - c:\documen	s and se	ttings\anantha\my docun	ents\6.111\verilo	g\lecture5\blocki	ng - [blocking.scf - W	aveform Editor]				E	
	MAX+plus II	File Edit View	Node A	ssign Utilities Options Windo	ow Help								- 🖻 🗙
D	🖻 🖪 🗧	x BB	o N?	▲ 🗟 🖻 🖻 😹 🚺) R 🤽 🖌 🗐								
A	Ref: 10	00.0ns	+ +	Time: 455.2ns	Interval: 355.	2ns							>
Α				100.0ns									
Æ	Name:	Value	<u></u>	100 <mark>0</mark> ns	200.0ns	300.0ns	400.0ns	500.0ns	600.0ns	700.0ns	800.0ns	900.0ns	
	📂 cik	T 1	Ľ		9				1 1		2		
	in 📄	1											
	 q1	0											
Ð,	– @ q2	Ō											
Q								-					
E,	- out	0		2									
0 1r						58 B							
1													×
X	< -	25	1										>
	Alesso -												

Use Blocking for Combinational Logic



Blo	cking Behavior	аbс ху	•	<pre>module blocking(a,b,c,x,y); input a,b,c;</pre>
	(Given) Initial Condition	11011		output x,y; X reg x,y;
	a cnanges; always block triggered	<mark>0</mark> 1011		y begin
	x = a & b;	01001		
	y = x c;	01000		end
				endmodule
No	onblocking Behavior	abc xy	Deferred	<pre>module nonblocking(a,b,c,x,y);</pre>
	(Given) Initial Condition	11011		<pre>input a,b,c; output x,y;</pre>
	a changes; always block triggered	01011		reg x,y; always @ (a or b or c)
				begin

x <= a & b;	01011	x<=0	begin x <= a & b;
y <= x c;	01011	x<=0, y<=1	y <= x c; end
Assignment completion	01001		endmodule

- Nonblocking and blocking assignments will synthesize correctly. Will both styles simulate correctly?
- Nonblocking assignments do not reflect the intrinsic behavior of multi-stage combinational logic
- While nonblocking assignments can be hacked to simulate correctly (expand the sensitivity list), it's not elegant
- Guideline: use blocking assignments for combinational always blocks











Single D Register with Asynchronous Clear:



Structural Description of Four-bit Ripple Counter:

```
module ripple_counter (clk, count, clear);
input clk, clear;
output [3:0] count;
wire [3:0] count, countbar;
dreg_async_reset bit0(.clk(clk), .clear(clear), .d(countbar[0]),
            .q(count[0]), .qbar(countbar[0]));
dreg_async_reset bit1(.clk(countbar[0]), .clear(clear), .d(countbar[1]),
            .q(count[1]), .qbar(countbar[1]));
dreg_async_reset bit2(.clk(countbar[1]), .clear(clear), .d(countbar[2]),
            .q(count[2]), .qbar(countbar[2]));
dreg_async_reset bit3(.clk(countbar[2]), .clear(clear), .d(countbar[3]),
            .q(count[3]), .qbar(countbar[3]));
```

endmodule





🐨 MAX+	plus II - c:\de	ocuments a	nd settings\a	nantha\my doo	uments\6.11	\verilog\lectu	ıre5\ripple	e_counter ·	[ripple_co	unter.scf -	Waveform	Editor]					
式 MAX+	plus II File Ed	it View No	de Assign Uti	lities Options W	indow Help												- 8 ×
Dĕ		a 🖪 🔊	N? 🛆 🖻	S \Lambda 🖉 🎜	â e 🤽	e e *	A BA	🖀 🐘 🕏	Q								
Re'	f: 1.Ous		♦ ♦ Time:	1.449us	Interva	l: 449.0ns											<u>^</u>
A			1 200.0m	400 0mg 600 (no 900 0no	1.UUS 1.0uo 1.0uo	1 400	1 Guo			1 Aug	1 Guo -		0		2600 3	
<u>+</u> ₹€ Na	me:	Value:											2.00s 3.		5 3.405		5.0us 4.
	- cik - clear	1															
	≥ count3					-			\backslash								
•	> count2	1			Γ			=									
Q	⊳ count1	0															
<u>e</u>	⊳ count0	0						\square				Γ					Г
									\top								
×												<u> </u>					>
				/									<				
					-)	4-14 4443il	- No sture 5		nton Fring		of Wousfa	Editori				<u> </u>	
		lus II - c: \a	dit View Node	Assign Utilities	Distions Window	Help	ogviectureo	Aripple_cou	nter - Eripp	e_counter.s	cr - wavero	rm cattorj					
		3 🚭 🐰 🛙		? 🛆 🖻 🖻 🛛	B 🖄 🤳 🔝	2 🤉 🖉 🖻	🔛 🐔 🖁		<mark>账</mark> R (Q)								
	Ref.	1.7us clk clear count3 count2 count1 count0	Value: 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 =	▼ Time: 1.70	92us	Interval: 9.2	ns			1.7us 1.7us							
			. ,									-	-				>





- Count (C) will retained by a D Register
- Next value of counter (N) computed by combinational logic





N1 :=
$$\overline{C1}$$

N2 := $C1 \overline{C2} + \overline{C1} \overline{C2}$

$$=$$
 C1 xor C2

N3 := C1 C2
$$\overline{C3}$$
 + $\overline{C1}$ C3 + $\overline{C2}$ C3
:= C1 C2 C3 + (C1 + C2) C3
:= (C1 C2) xor C3



Introductory Digital Systems Laboratory





- Synchronous Load and Clear Inputs
- Positive Edge Triggered FFs
- Parallel Load Data from D, C, B, A
- P, T Enable Inputs: both must be asserted to enable counting
- Ripple Carry Output (RCO): asserted when counter value is 1111 (conditioned by T); used for cascading counters

```
Synchronous CLR and LOAD
If CLRb = 0 then Q <= 0
Else if LOADb=0 then Q <= D
Else if P * T = 1 then Q <= Q + 1
Else Q <= Q
```



74163 Synchronous 4-Bit Upcounter



Inside the 74163 (Courtesy TI) -Operating Modes



 $\overline{\text{CLR}} = 1$, $\overline{\text{LOAD}} = 0$: CLR = 0, LOAD = 0: **Parallel load from DATA Clear takes precedence** (9) LOAD ___(9) LOAD 0 0 CLR __(1) (1) CLR Ω (3) DATA A (3) DATA A -(14) Q_A (14) QA DA (4) DATA B ______ DATA B DB (13) (13) 0B - 0_B (5) DATA C _____(5) DATA C DC (12) (12) - ac - ac (6) (6) DATA D DATA D -(11) (11) - a_D - a_D DD (15) (15) RCO RCO ENP _____(7) ENP -ENT ENT (10) (10)











Behavioral description of the '163 counter: module counter(LDbar, CLRbar, P, T, CLK, D, **T 163** CLK RCO count, RCO); input LDbar, CLRbar, P, T, CLK; 6 5 4 3 QD D input [3:0] D; QC 12 QB 13 QA 14 С output [3:0] count; В output RCO; А 9 LOAD req [3:0] Q; 10 CLR always @ (posedge CLK) begin if (!CLRbar) Q <= 4'b0000; priority logic for else if (!LDbar) Q <= D;</pre> control signals else if (P & E) Q <= Q + 1;end assign count = Q_i **RCO gated** assign RCO = Q[3] & Q[2] & Q[1] & Q[0] & T;by T input endmodule



Simulation



🗰 M	AX+plus II - c:\do	cuments a	nd se	ttings\a	nantha\	my do	ocumen	ts\6.111	\veril	og\lea	cture51	counte	r163 -	[coun	ter163.s	:f - Wav	eform E	ditor]										X
5 N	1AX+plus II File Edit	t View Noo	de As	sign Ut	lities Opt	tions \	Window	Help																			- Ê	i x
D	🗲 🖬 🎒 🐰 🖻	R n	N ?	۵ 🗟	6 B	2		1	1	i 🖪	A B		1 账	眼の	Y.													
2	Ref: 4.3048us		+ +	Time:	3.08us			Interval	: -1.2	2248u	IS															Vestorals	171	^
A	12																									_4.3048 ■	lus	
Æ	Name:	Value:		200.Ons	400.0nsl	600.0r	ns 800.0	Ins 1.0u	s 1.2	2us	1.4us	1.6us	1.8u	s 2.0	us 2.2u	s 2.4u	s 2.6u	s 2.8u	s 3.0us	3.2us	3.4us	3.6us	3.8us	4.0us	4.2us	4.4us	4.6us	ř.
	🕪 CLK	T 1	Ľ				Л						Л	Л			Л			Л	Л	\Box	\Box	\square		FL.	Л	
	🗊 – CLRbar	1																										
	📬 T	1	T																									
€	🗩 P	1	T											[
Q	🗊 – LDbar	1					ſ																					
A	🗊 D	B 1111	E			01	00			γ										1111								
0	₫ ≱ Q	B 0001	(1000	(0001)	(0010) (010	0 (010	1 (01	10 (0111	(1000	γ	1001	(101) (1011	(110	0 (110	1 (1110	1111	χ 0000	0001	0010	0011	0000	0001	0010	Ā.
-1-	🗐 count	B 0000		1000	(0001)	0010) (O1C	0 10	1 (01	110)	0111	1000	γ	1001	101	D (101'	1 110	0 (110	1 1110) (1111	X 0000	X 0001	<u>)</u> 0010	X 0011	<u>)</u> 0000	0001) 0010	Ē.
7	- RCO	0	-							_^		Ì	<u></u>		_/						1	<u> </u>	<u> </u>	^	<u> </u>	1	<u> </u>	_
INV			-				0.0								÷	-	0.0	0.0	0.0		3	00						-
Xo		2																										Y
	5																											2

Notice the glitches on RCO!





- Any time multiple bits change, the counter output needs time to settle.
- Even though all flip-flops share the same clock, individual bits will change at different times.

□ Clock skew, propagation time variations

- Can cause glitches in combinational logic driven by the counter
- The RCO can also have a glitch.

Care is required of the Ripple Carry Output: It can have glitches: Any of these transition paths are possible!



Cascading the 74163: Will this Work?





- '163 is enabled only if P and T are high
- When first counter reaches Q = 4'b1111, its RCO goes high for one cycle
- When RCO goes high, next counter is enabled (P T = 1)

So far, so good...then what's wrong?





Everything is fine up to 8'b11101111:



Problem at 8'b11110000: one of the RCOs is now stuck high for 16 cycles!









- P input takes the master enable
- T input takes the ripple carry

assign RCO =
$$Q[3] \& Q[2] \& Q[1] \& Q[0] \& T;$$





- Use blocking assignments for combinational always blocks
- Use non-blocking assignments for sequential always blocks
- Synchronous design methodology usually used in digital circuits
 - □ Single global clocks to all sequential elements
 - Sequential elements almost always of edge-triggered flavor (design with latches can be tricky)
- Today we saw simple examples of sequential circuits (counters)