



L8/9: Arithmetic Structures



Acknowledgements:

R. Katz, G. Borriello, “Contemporary Logic Design” (second edition), Prentice-Hall/Pearson Education, 2005.

J. Rabaey, A. Chandrakasan, B. Nikolic, “Digital Integrated Circuits: A Design Perspective” Prentice Hall, 2003.

Kevin Atkinson, Alice Wang, Rex Min



Number Systems Basics



How to represent negative numbers?

- Three common schemes: sign-magnitude, ones complement, twos complement
- Sign-magnitude: MSB = 0 for positive, 1 for negative
 - Range: $-(2^{N-1} - 1)$ to $+(2^{N-1} - 1)$
 - Two representations for zero: 0000... & 1000...
 - Simple multiplication but complicated addition/subtraction
- Ones complement: if N is positive then its negative is \bar{N}
 - Example: 0111 = 7, 1000 = -7
 - Range: $-(2^{N-1} - 1)$ to $+(2^{N-1} - 1)$
 - Two representations for zero: 0000... & 1111...
 - Subtraction implemented as addition and negation

Twos Complement Representation




Twos complement = bitwise complement + 1

$$0111 \rightarrow 1000 + 1 = 1001 = -7$$

$$1001 \rightarrow 0110 + 1 = 0111 = 7$$

- Asymmetric range: -2^{N-1} to $+2^{N-1}-1$
- Only one representation for zero
- Simple addition and subtraction
- Most common representation




4	0100	-4	1100	4	0100	-4	1100
<u>+ 3</u>	<u>0011</u>	<u>+ (-3)</u>	<u>1101</u>	<u>- 3</u>	<u>1101</u>	<u>+ 3</u>	<u>0011</u>
7	0111	-7	11001	1	10001	-1	1111


[Katz05]

Overflow Conditions

Add two positive numbers to get a negative number or two negative numbers to get a positive number




$$\begin{array}{r}
 & \textcolor{red}{0} & 1 & 1 & 1 \\
 5 & & 0 & 1 & 0 & 1 \\
 & \underline{-} & & & & \\
 & & 0 & 1 & 0 & 0 & 0 \\
 \hline
 & -8 & & & & &
 \end{array}$$



$$\begin{array}{r}
 & \textcolor{red}{1} & 0 & 0 & 0 \\
 7 & & 1 & 0 & 0 & 1 \\
 & \underline{-} & & & & \\
 & & 1 & 1 & 0 & 0 \\
 \hline
 & 7 & & & & \\
 & \textcolor{red}{1} & 0 & 1 & 1 & 1 \\
 & \underline{-} & & & & \\
 & & 1 & 0 & 1 & 1 &
 \end{array}$$

If carry in to sign equals carry out then can ignore carry out, otherwise have overflow

Binary Full Adder



$$\begin{aligned} S &= A \oplus B \oplus C_i \\ &= A\bar{B}\bar{C}_i + \bar{A}BC_i + \bar{A}\bar{B}C_i + ABC_i \end{aligned}$$


$$C_o = AB + C_i(A+B)$$

A	B	Cl	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Cl	AB		00	01	11	10
	0	1	0	1	0	1
S	0	1	0	1	0	1
1	1	0	0	1	1	0

Cl	AB		00	01	11	10
	0	1	0	0	1	0
CO	0	1	0	1	1	0
1	0	1	1	0	1	1

Ripple Carry Adder Structure



Worst case propagation delay linear with the number of bits


$$t_{\text{adder}} = (N-1)t_{\text{carry}} + t_{\text{sum}}$$

Extension to Subtraction




- Under two's complement, subtracting B is the same as adding the bitwise complement of B then adding 1

Combination addition/subtraction system:



Comparator (one approach)




$$\begin{aligned}
 A < B &= N \\
 A = B &= Z \\
 A \leq B &= Z + N
 \end{aligned}$$

Alternate Adder Logic Formulation



How to Speed up the Critical (Carry) Path?
(How to Build a Fast Adder?)

<i>A</i>	<i>B</i>	<i>C_i</i>	<i>S</i>	<i>C_o</i>	<i>Carry status</i>
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



$$\text{Generate } (G) = AB$$


$$\text{Propagate } (P) = A \oplus B$$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

Note: can also use $P = A + B$ for C_o


Carry Bypass Adder



Key Idea: if $(P_0 \ P_1 \ P_2 \ P_3)$ then $C_{o,3} = C_{i,0}$



16-bit Carry Bypass Adder



Assume the following for delay each gate:


P, G from A, B: 1 delay unit

P, G, C_i to C_o or Sum for a FA: 1 delay unit

2:1 mux delay: 1 delay unit

What is the worst case propagation delay for the 16-bit adder?

Critical Path Analysis



For the second stage, is the critical path:

$BP2 = 0$ or $BP2 = 1$?

**Message: Timing Analysis is Very Tricky –
Must Carefully Consider Data Dependencies For
False Paths**



Carry Lookahead Adder



Re-express the carry logic as follows:

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 \quad C_1 = G_1 + P_1 \quad G_0 + P_1 \quad P_0 \quad C_0$$

$$C_3 = G_2 + P_2 \quad C_2 = G_2 + P_2 \quad G_1 + P_2 \quad P_1 \quad G_0 + P_2 \quad P_1 \quad P_0 \quad C_0$$


$$C_4 = G_3 + P_3 \quad C_3 = G_3 + P_3 \quad G_2 + P_3 \quad P_2 \quad G_1 + P_3 \quad P_2 \quad P_1 \quad G_0 + P_3 \quad P_2 \quad P_1 \quad P_0 \quad C_0$$

...

- Each of the carry equations can be implemented in a two-level logic network
- Variables are the adder inputs and carry in to stage 0




Ripple effect has been eliminated!

Carry Lookahead Logic



Adder with propagate and generate outputs

Later stages have increasingly complex logic



Block Generate and Propagate



$G_{i:j}$ and $P_{i:j}$ denote the **Generate** and **Propagate** functions, respectively, for a group of bits from positions i to j . We call them **Block Generate** and **Block Propagate**. $G_{i:j}$ equals 1 if the group generates a carry **independent** of the incoming carry. $P_{i:j}$ equals 1 if an incoming carry propagates **through the entire group**. For example, $G_{3:2}$ is equal to 1 if a carry is generated at bit position 3, or if a carry out is generated at bit position 2 and propagates through position 3. $G_{3:2} = G_3 + P_3 G_2$. $P_{3:2}$ is true if an incoming carry propagates through both bit positions 2 and 3. $P_{3:2} = P_3 P_2$

$$C_2 = (G_1 + P_1 G_0) + (P_1 P_0) C_0 = G_{1:0} + P_{1:0} C_0$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

$$= (G_3 + P_3 G_2) + (P_3 P_2) C_{0,1} = G_{3:2} + P_{3:2} C_2$$

$$= G_{3:2} + P_{3:2}(G_{1:0} + P_{1:0} C_0) = G_{3:0} + P_{3:0} C_0$$

The carry out of a 4-bit block can thus be computed using only the block generate and propagate signals **for each 2-bit section**, plus the carry in to bit 0. The same formulation will be used to generate the carry out signals for a 16-bit adder using the block generate and propagate from 4-bit sections.

74181 TTL 4-bit ALU (TI)




SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
					C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	F = \bar{A}	F = A MINUS 1	F = A
L	L	L	H	F = \bar{AB}	F = AB MINUS 1	F = AB
L	L	H	L	F = $\bar{A} + B$	F = \bar{AB} MINUS 1	F = \bar{AB}
L	L	H	H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	F = $\bar{A} + B$	F = A PLUS (A + \bar{B})	F = A PLUS (A + \bar{B}) PLUS 1
L	H	L	H	F = \bar{B}	F = AB PLUS (A + \bar{B})	F = AB PLUS (A + \bar{B}) PLUS 1
L	H	H	L	F = $A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	F = $A + \bar{B}$	F = $A + \bar{B}$	F = $(A + \bar{B})$ PLUS 1
H	L	L	L	F = \bar{AB}	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H				F = $A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
H	L	H	H	F = A + B	F = $(A + B)$	F = $(A + B)$ PLUS 1
H	H	L	L	F = 0	F = A PLUS A [#]	F = A PLUS A PLUS 1
H	H	L	H	F = \bar{AB}	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	L	F = AB	F = \bar{AB} PLUS A	F = \bar{AB} PLUS A PLUS 1
H	H	H	H	F = A	F = A	F = A PLUS 1

[#]Each bit is shifted to the next more significant position.



- 16 logic functions and 16 arithmetic operations
- Internal 4-bit carry lookahead adder
- Inputs can be active high or active low (active low is shown here)
- Carry in and out are **opposite polarity** from other inputs/outputs

74181 Addition (Active Low)



74182

74182 carry
lookahead unit



Active low example:

$$C_{n+x} = \overline{\overline{G_0} \cdot \overline{P_0}} + \overline{\overline{G_0} \cdot \overline{C_n}}$$

$$= \overline{\overline{G_0} \cdot \overline{P_0}} \cdot \overline{\overline{G_0} \cdot \overline{C_n}}$$

$$= (\overline{G_0} + \overline{P_0}) \cdot (\overline{G_0} + \overline{C_n}) = \overline{G_0} + \overline{P_0} \overline{C_n}$$

$$\triangleright C_4 = G_{3:0} + P_{3:0} C_n$$

$$C_{n+y} = C_8 = G_{7:4} + P_{7:4} G_{3:0} + P_{7:4} P_{3:0} C_{i,0} = G_{7:0} + P_{7:0} C_n$$


$$C_{n+z} = C_{12} = G_{11:8} + P_{11:8} G_{7:4} + P_{11:8} P_{7:4} G_{3:0} + P_{11:8} P_{7:4} P_{3:0} C_n$$

$$= G_{11:0} + P_{11:0} C_n$$

16-bit Carry Lookahead Schematic




181 configured for A+B:
 $M = 0, S_{3:0} = 1001$




Binary Multiplication

$$\begin{array}{r}
 & \begin{array}{cccc} x_3 & x_2 & x_1 & x_0 \end{array} \text{ Multiplicand} \\
 \times & \begin{array}{cccc} y_3 & y_2 & y_1 & y_0 \end{array} \text{ Multiplier} \\
 \hline
 & \begin{array}{cccc} x_3y_0 & x_2y_0 & x_1y_0 & x_0y_0 \end{array} \\
 & \begin{array}{cccc} x_3y_1 & x_2y_1 & x_1y_1 & x_0y_1 \end{array} \text{ Partial Product} \\
 & \begin{array}{cccc} x_3y_2 & x_2y_2 & x_1y_2 & x_0y_2 \end{array} \\
 + & \begin{array}{cccc} x_3y_3 & x_2y_3 & x_1y_3 & x_0y_3 \end{array} \\
 \hline
 & z_7 \quad z_6 \quad z_5 \quad z_4 \quad z_3 \quad z_2 \quad z_1 \quad z_0
 \end{array}$$


➤ Partial product computation is simple (single and gate)



A Serial (Magnitude) Multiplier



Timing Diagram




Verilog of Serial Multiplier

```
module serialmult(shift, clk,
                  always @ (posedge clk)
x, y, xy);
input shift, clk;
begin
input [3:0] x, y;
output [7:0] xy;
reg [7:0] xReg;
reg [3:0] yReg;
reg [7:0] xBus, acc_out,
xy_int;
wire[7:0] add_out;
assign add_out = xBus +
acc_out;
assign xy = xy_int;

always @ (yReg[0] or xReg)
begin
if (yReg[0] == 1'b0) xBus =
8'b0;
else xBus = xReg;
end

                    begin
if (shift == 1'b0)
begin
xReg <= {4'b0, x};
yReg <= y;
acc_out <= 8'b0;
xy_int <= add_out;
end
else
begin
xReg <= {xReg[6:0], 1'b0};
yReg <= {y[3], yReg[3:1]};
acc_out <= add_out;
xy_int <= xy;
end // if shift
end // always
endmodule
```

Simulation





Baugh Wooley Formulation



Assuming X and Y are 4-bit two's complement numbers:

$$X = -2^3x_3 + \sum_{i=0}^2 x_i 2^i \quad Y = -2^3y_3 + \sum_{i=0}^2 y_i 2^i$$

The product of X and Y is:

$$XY = x_3y_3 2^6 - \sum_{i=0}^2 x_i y_3 2^{i+3} - \sum_{j=0}^2 x_3 y_j 2^{j+3} + \sum_{i=0}^2 \sum_{j=0}^2 x_i y_j 2^{i+j}$$

For two's complement, the following is true:

$$-\sum_{i=0}^3 x_i 2^i = -2^4 + \sum_{i=0}^3 \bar{x}_i 2^i + 1$$

The product then becomes:

$$\begin{aligned} XY &= x_3y_3 2^6 + \sum_{i=0}^2 \bar{x}_i y_3 2^{i+3} + 2^3 - 2^6 + \sum_{j=0}^2 \bar{x}_3 y_j 2^{j+3} + 2^3 - 2^6 + \sum_{i=0}^2 \sum_{j=0}^2 x_i y_j 2^{i+j} \\ &= x_3y_3 2^6 + \sum_{i=0}^2 \bar{x}_i y_3 2^{i+3} + \sum_{j=0}^2 \bar{x}_3 y_j 2^{j+3} + \sum_{i=0}^2 \sum_{j=0}^2 x_i y_j 2^{i+j} + 2^4 - 2^7 \\ &= -2^7 + x_3y_3 2^6 + (\bar{x}_2 y_3 + \bar{x}_3 y_2) 2^5 + (\bar{x}_1 y_3 + \bar{x}_3 y_1 + x_2 y_2 + 1) 2^4 \\ &\quad + (\bar{x}_0 y_3 + \bar{x}_3 y_0 + x_1 y_2 + x_2 y_1) 2^3 + (x_0 y_2 + x_1 y_1 + x_2 y_0) 2^2 + (x_0 y_1 + x_1 y_0) 2^1 \\ &\quad + (x_0 y_0) 2^0 \end{aligned}$$



Twos Complement Multiplication



$$\begin{array}{r} & \begin{matrix} x_3 & x_2 & x_1 & x_0 \end{matrix} \text{ Multiplicand} \\ \times & \begin{matrix} y_3 & y_2 & y_1 & y_0 \end{matrix} \text{ Multiplier} \\ \hline & \begin{matrix} \overline{x_3y_0} & x_2y_0 & x_1y_0 & x_0y_0 \end{matrix} \\ & \begin{matrix} \overline{x_3y_1} & x_2y_1 & x_1y_1 & x_0y_1 \end{matrix} \\ & \begin{matrix} \overline{x_3y_2} & x_2y_2 & x_1y_2 & x_0y_2 \end{matrix} \\ & \begin{matrix} x_3y_3 & \overline{x_2y_3} & \overline{x_1y_3} & \overline{x_0y_3} \end{matrix} \\ + 1 & \hline z_7 & z_6 & z_5 & z_4 & z_3 & z_2 & z_1 & z_0 \end{array}$$

