# L6: FSMs and Synchronization 



## Lecture material courtesy of Rex Min

## Illii Asynchronous Inputs in Sequential Systems

## What about external signals?



Can't guarantee setup and hold times will be met!

When an asynchronous signal causes a setup/hold violation...


Transition is missed on first clock cycle, but caught on next clock cycle.


Transition is caught on first clock cycle.


Output is metastable for an indeterminate amount of time.
Q: Which cases are problematic?

## All of them can be, if more than one happens

 simultaneously within the same circuit.Idea: ensure that external signals directly feed exactly one flip-flop


This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize


How many registers are necessary?

- Depends on many design parameters(clock speed, device speeds, ...)
- In 6.111, one or maybe two synchronization registers is sufficient


## Finite State Machines

- Finite State Machines (FSMs) are a useful abstraction for sequential circuits with centralized "states" of operation
- At each clock edge, combinational logic computes outputs and next state as a function of inputs and present state


Moore and Mealy FSMs are distinguished by their output generation
Moore FSM:


Mealy FSM:


- A level-to-pulse converter produces a single-cycle pulse each time its input goes high.
- In other words, it's a synchronous risingedge detector.
- Sample uses:
$\square$ Buttons and switches pressed by humans for arbitrary periods of time
$\square$ Single-cycle enable signals for counters



## State Transition Diagrams

- Block diagram of desired system:

- State transition diagram is a useful FSM representation and design aid

- Transition diagram is readily converted to a state transition table (just a truth table)


| Current <br> State |  | In | Next <br> State |  | Out |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $L$ | $S_{1}{ }^{+}$ | $S_{0}{ }^{+}$ | $P$ |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 |

- Combinational logic may be derived by Karnaugh maps



## Illiit



Moore FSM circuit implementation of level-to-pulse converter:



- Since outputs are determined by state and inputs, Mealy FSMs may need fewer states than Moore FSM implementations



## Illiii Mealy Level-to-Pulse Converter



| Pres. <br> State | In | Next <br> State | Out |
| :---: | :---: | :---: | :---: |
| $S$ | $L$ | $S^{+}$ | $P$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 |

Mealy FSM circuit implementation of level-to-pulse converter:


- FSM's state simply remembers the previous value of L
- Circuit benefits from the Mealy FSM's implicit single-cycle assertion of outputs during state transitions


## Moore/Mealy Trade-Offs

- Remember that the difference is in the output:
$\square$ Moore outputs are based on state onlyMealy outputs are based on state and inputTherefore, Mealy outputs generally occur one cycle earlier than a Moore:

- Compared to a Moore FSM, a Mealy FSM might...
$\square$ Be more difficult to conceptualize and designHave fewer states


## Illii Review: FSM Timing Requirements

- Timing requirements for FSM are identical to any generic sequential system with feedback

Minimum Clock Period


$$
T>T_{c q}+T_{\text {logic }}+T_{\text {su }}
$$

Minimum Delay


$$
T_{\text {cq,cd }}+T_{\text {logic,cd }}>T_{\text {hold }}
$$

- Lab assistants demand a new soda machine for the 6.111 lab. You design the FSM controller.
- All selections are $\mathbf{\$ 0 . 3 0}$.
- The machine makes change. (Dimes and nickels only.)
- Inputs: limit 1 per clock
$\square$ Q - quarter inserted
$\square$ D - dime inserted
$\square$ N - nickel inserted
- Outputs: limit 1 per clock
- DC - dispense can
$\square$ DD - dispense dime
$\square$ DN - dispense nickel



## Illii What States are in the System?

- A starting (idle) state:
- A state for each possible amount of money captured:

- What's the maximum amount of money captured before purchase? 25 cents (just shy of a purchase) + one quarter (largest coin)

- States to dispense change (one per coin dispensed):


Here's a first cut at the state transition diagram.




## Verilog for the Moore Vender



## FSMs are easy in Verilog. Simply write one of each:

- State register (sequential always block)
- Next-state combinational logic (comb. always block with case)
- Output combinational logic block (comb. always block or assign statements)

```
module mooreVender (N, D, Q, DC, DN, DD,
                                    clk, reset, state);
input N, D, Q, clk, reset;
output DC, DN, DD;
output [3:0] state;
reg [3:0] state, next;
```

States defined with parameter keyword

```
parameter IDLE = 0;
parameter GOT_5c = 1;
parameter GOT_10c = 2;
parameter GOT_15c = 3;
parameter GOT_20c = 4;
parameter GOT_25c = 5;
parameter GOT_30c = 6;
parameter GOT_35c = 7;
parameter GOT_40c = 8;
parameter GOT_45c = 9;
parameter GOT_50c = 10;
parameter RETURN_20c = 11;
parameter RETURN_15c = 12;
parameter RETURN_10c = 13;
parameter RETURN_5c = 14;
```

State register defined with sequential always block

```
always @ (posedge clk or negedge reset)
    if (!reset) state <= IDLE;
    else state <= next;
```


## Verilog for the Moore Vender

## Next-state logic within a combinational always block

```
```

```
GOT_25c: if (Q) next = GOT_50c;
```

```
```

GOT_25c: if (Q) next = GOT_50c;

```
```

```
GOT_25c: if (Q) next = GOT_50c;
else if (D) next = GOT_35c;
else if (D) next = GOT_35c;
else if (D) next = GOT_35c;
        else if (N) next = GOT_30c;
        else if (N) next = GOT_30c;
        else if (N) next = GOT_30c;
        else next = GOT_25c;
```

```
        else next = GOT_25c;
```

```
        else next = GOT_25c;
```

```
```

GOT_30c: next = IDLE;

```
GOT_30c: next = IDLE;
```

GOT_30c: next = IDLE;
GOT_35c: next = RETURN_5c;
GOT_35c: next = RETURN_5c;
GOT_35c: next = RETURN_5c;
GOT_40c: next = RETURN_10c;
GOT_40c: next = RETURN_10c;
GOT_40c: next = RETURN_10c;
GOT_45c: next = RETURN_15c;
GOT_45c: next = RETURN_15c;
GOT_45c: next = RETURN_15c;
GOT_50c: next = RETURN_20c;
GOT_50c: next = RETURN_20c;
GOT_50c: next = RETURN_20c;
RETURN_20c: next = RETURN_10c;
RETURN_20c: next = RETURN_10c;
RETURN_20c: next = RETURN_10c;
RETURN_15c: next = RETURN_5c;
RETURN_15c: next = RETURN_5c;
RETURN_15c: next = RETURN_5c;
RETURN_10c: next = IDLE;
RETURN_10c: next = IDLE;
RETURN_10c: next = IDLE;
RETURN_5c: next = IDLE;
RETURN_5c: next = IDLE;
RETURN_5c: next = IDLE;
default: next = IDLE;
default: next = IDLE;
default: next = IDLE;
endcase
endcase
endcase
end

```
end
```

end

```
```

always @ (state or N or D or Q) begin

```
always @ (state or N or D or Q) begin
case (state)
case (state)
    IDLE: if (Q) next = GOT_25c;
    IDLE: if (Q) next = GOT_25c;
            else if (D) next = GOT_10c;
            else if (D) next = GOT_10c;
            else if (N) next = GOT_5c;
            else if (N) next = GOT_5c;
            else next = IDLE;
            else next = IDLE;
    GOT_5c: if (Q) next = GOT_30c;
    GOT_5c: if (Q) next = GOT_30c;
            else if (D) next = GOT_15c;
            else if (D) next = GOT_15c;
                    else if (N) next = GOT_10c;
                    else if (N) next = GOT_10c;
                            else next = GOT_5c;
                            else next = GOT_5c;
    GOT_10c: if (Q) next = GOT_35c;
    GOT_10c: if (Q) next = GOT_35c;
        else if (D) next = GOT_20c;
        else if (D) next = GOT_20c;
            else if (N) next = \overline{GOT_15c;}
            else if (N) next = \overline{GOT_15c;}
            else next = GOT_10c;
            else next = GOT_10c;
    GOT_15c: if (Q) next = GOT_40c;
        else if (D) next = GOT_25c;
            else if (N) next = GOT_20c;
            else next = GOT_15c;
    GOT_20c: if (Q) next = GOT_45c;
        else if (D) next = GOT_30c;
            else if (N) next = GOT_25c;
            else next = GOT_20c;
```


## Combinational output assignment

```
ndmodule
```

```
```

assign DC = (state == GOT_30c || state == GOT_35c ||

```
```

assign DC = (state == GOT_30c || state == GOT_35c ||

```
```

assign DC = (state == GOT_30c || state == GOT_35c ||
state == GOT_40c || state == GOT_45c ||
state == GOT_40c || state == GOT_45c ||
state == GOT_40c || state == GOT_45c ||
state == GOT_40c || state == GOT_45c ||
state == GOT_50c);
state == GOT_50c);
state == GOT_50c);
state == GOT_50c);
assign DN = (state == RETURN_5c);
assign DN = (state == RETURN_5c);
assign DN = (state == RETURN_5c);
assign DN = (state == RETURN_5c);
assign DD = (state == RETURN_20c || state == RETURN_15c ||
assign DD = (state == RETURN_20c || state == RETURN_15c ||
assign DD = (state == RETURN_20c || state == RETURN_15c ||
assign DD = (state == RETURN_20c || state == RETURN_15c ||
state == RETURN_10c);
state == RETURN_10c);
state == RETURN_10c);
state == RETURN_10c);
endmodule

```
endmodule
```

endmodule

```
```

    <
    ```
```

    <
    ```
```

    <
    ```
```

    <
    ```

\section*{Simulation of Moore Vender}


State


Output


\section*{Coding Alternative: Two Blocks}

\section*{Next-state and output logic combined into a single always block}
always @ (state or N or D or Q) begin
```

DC = 0; DD = 0; DN = 0; // defaults
case (state)
IDLE: if (Q) next = GOT_25c;
else if (D) next = GOT_10c;
else if (N) next = GOT_5c;
else next = IDLE;
GOT_5c: if (Q) next = GOT_30c;
else if (D) next = GOT_15c;
else if (N) next = GOT_10c;
else next = GOT_5c;
GOT_10c: if (Q) next = GOT_35c;
else if (D) next = GOT_20c;
else if (N) next = GOT_15c;
else next = GOT_10c;
GOT_15c: if (Q) next = GOT_40c;
else if (D) next = GOT-25c;
else if (N) next = GOT_-20c;
else next = GOT_15c;
GOT_20c: if (Q) next = GOT_45c;
else if (D) next = GOT 30c;
else if (N) next = GOT-25c;
else next = GOT_20c;
GOT_25c: if (Q) next = GOT_50c;
else if (D) next = GOT_35c;
else if (N) next = GOT_30c;
else next = GOT_25c;

```
```

    GOT_30c: begin
    ```
    GOT_30c: begin
    DC = 1; next = IDLE;
    DC = 1; next = IDLE;
    end
    end
GOT_35c: begin 
GOT_35c: begin 
    end
    end
GOT_40c: begin
GOT_40c: begin
    DC = 1; next = RETURN_10c;
    DC = 1; next = RETURN_10c;
    end
    end
GOT_45c: begin
GOT_45c: begin
    DC = 1; next = RETURN_15c;
    DC = 1; next = RETURN_15c;
    end
    end
GOT_50c: begin
GOT_50c: begin
    DC = 1; next = RETURN_20c;
    DC = 1; next = RETURN_20c;
    end
    end
RETURN_20c: begin
RETURN_20c: begin
    DD = 1; next = RETURN_10c;
    DD = 1; next = RETURN_10c;
    end
    end
RETURN_15c: begin
RETURN_15c: begin
    DD = 1; next = RETURN_5c;
    DD = 1; next = RETURN_5c;
    end
    end
RETURN 10c: begin
RETURN 10c: begin
                            DD = 1; next = IDLE;
                            DD = 1; next = IDLE;
    end
    end
RETURN_5c: begin
RETURN_5c: begin
                            DN = 1; next = IDLE;
                            DN = 1; next = IDLE;
                            end
                            end
default: next = IDLE;
default: next = IDLE;
endcase
endcase
end
```

end

```

\section*{FSM Output Glitching}
- FSM state bits may not transition at precisely the same time
- Combinational logic for outputs may contain hazards
- Result: your FSM outputs may glitch!
during this state transition...

...the state registers may transtion like this...

...causing the DC output to glitch like this!

```

assign DC = (state == GOT_30c || state == GOT_35c
state == GOT_40c || state == GOT_45c
state == GOT_50c);

```

If the soda dispenser is glitch-sensitive, your customers can get a 20-cent soda!

\section*{Illii Registered FSM Outputs are Glitch-Free}

- Move output generation into the sequential always block
- Calculate outputs based on next state
```

reg DC,DN,DD;
// Sequential always block for state assignment
always @ (posedge clk or negedge reset) begin
if (!reset) state <= IDLE;
else if (clk) state <= next;
DC <= (next == GOT_30c || next == GOT_35c ||
next == GOT_40c || next == GOT_45c ||
next == GOT_50c);
DN <= (next == RETURN_5c);
DD <= (next == RETURN_20c || next == RETURN_15c ||
next == RETURN_10c);

```
    end

\section*{Illii Mealy Vender (covered in Recitation)}


Verilog for Mealy FSM
```

module mealyVender (N, D, Q, DC, DN, DD, clk, reset, state);
input N, D, Q, clk, reset;
output DC, DN, DD;
reg DC, DN, DD;
output [3:0] state;
reg [3:0] state, next;
parameter IDLE = 0;
parameter GOT_5c = 1;
parameter GOT_10c = 2;
parameter GOT_15c = 3;
parameter GOT_20c = 4;
parameter GOT_25c = 5;
parameter RETURN_20c = 6;
parameter RETURN_15c = 7;
parameter RETURN_10c = 8;
parameter RETURN_5c = 9;
// Sequential always block for state assignment
always @ (posedge clk or negedge reset)
if (!reset) state <= IDLE;
else state <= next;

```

\section*{Verilog for Mealy FSM}
```

always @ (state or N or D or Q) begin
DC = 0; DN = 0; DD = 0; // defaults
case (state)
IDLE: reif (Q) next = GOT_25c;
IDLE: reif (Q) next = GOT_25c;
IDLE:
else next = IDLE;
GOT_5c:
if (Q) begin
DC = 1; next = IDLE;
end
else if (D) next = GOT_15c;
else if (D) next = GOT_15c;
else next = GOT_5c;
GOT_10c: if (Q) begin
DC = 1; next = RETURN_5c;
end
else if (D) next = GOT_20c;
else if (N) next = GOT_15c;
else next = GOT_10c;
GOT_15C: if (Q) begin
DC = 1; next = RETURN_10c;
end
else if (D) next = GOT_25c;
else if (N) next = GOT_20c;
else next = GOT_15c;
GOT_20c: if (Q) begin
DC = 1; next = RETURN_15c;
end
else if (D) begin
DC = 1; next = IDLE;
end
else if (N) next = GOT_25c;
else next = GOT_20c;

```

\section*{For state GOT_5c, output DC is only asserted if \(\mathrm{Q}=1\)}
```

        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        GOT_25c: if (Q) begin 
        end
    endmodule

```


State


Output

(note: outputs should be registered)

\section*{Illii Delay Estimation : Simple RC Networks}




\section*{Illiit}


\section*{Positive and Negative Skew}


Receiving edge arrives before the launching edge

\section*{Illiit \\ Clocks are Not Perfect: Clock Jitter}

- Synchronize all asynchronous inputs

םUse two back to back registers
- Two types of Finite State Machines introduced
\(\square\) Moore - outputs are a function of current state
\(\square\) Mealy - outputs a function of current state and input
- A standard template can be used for coding FSMs
- Register outputs of combinational logic for critical control signals

■ Clock skew and jitter are important considerations```

