L15: VLSI Integration and Performance Transformations

- Moore's Law and Integration
- IC Design
  - ASIC Design
  - Clocks
  - Test
- Performance Transformations
- Trends

Acknowledgements:

- Lecture prepared by Professor Anantha Chandrakasan
- Lecture material adapted from J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.
- Curt Schurgers

Cost of Transistor



Moore's Law





In 1965, Gordon Moore was preparing a speech and made a memorable observation. When he started to graph data about the growth in memory chip performance, he realized there was a striking trend. Each new chip contained roughly twice as much capacity as its predecessor, and each chip was released within 18-24 months of the previous chip. If this trend continued, he reasoned, computing power would rise exponentially over relatively brief periods of time.



Courtesy of S. Borkar (Intel)

Evolution of Transistor Integration



Moore's Law: transistor density doubles every 1.5 - 2 years

Layout 101

3-D Cross-Section





Circuit Representation



Layout

- **Follow simple design rules (contract between process and circuit designers)**

Custom Design/Layout



Itanium has 6 integer execution units like this



Die photograph of the Itanium integer datapath



Bit-slice Design Methodology

- Hand crafting the layout to achieve maximum clock rates (> 1Ghz)
- Exploits regularity in datapath structure to optimize interconnects

The ASIC Approach



Most Common Design Approach for Designs up to 500Mhz Clock Rates

Standard Cell Example



Power Supply Line (V_{DD})

Delay in (ns)!!

Path	1.2V - 125°C	1.6V - 40°C
$In1—t_{pLH}$	$0.073+7.98C+0.317T$	$0.020+2.73C+0.253T$
$In1—t_{pHL}$	$0.069+8.43C+0.364T$	$0.018+2.14C+0.292T$
$In2—t_{pLH}$	$0.101+7.97C+0.318T$	$0.026+2.38C+0.255T$
$In2—t_{pHL}$	$0.097+8.42C+0.325T$	$0.023+2.14C+0.269T$
$In3—t_{pLH}$	$0.120+8.00C+0.318T$	$0.031+2.37C+0.258T$
$In3—t_{pHL}$	$0.110+8.41C+0.280T$	$0.027+2.15C+0.223T$

3-input NAND cell
(from ST Microelectronics):
C = Load capacitance
T = input rise/fall time

Ground Supply Line (GND)

- **Each library cell (FF, NAND, NOR, INV, etc.) and the variations on size (strength of the gate) is fully characterized across temperature, loading, etc.**

Standard Cell Layout Methodology

2-level metal technology



Current Day Technology



Cell-structure hidden under interconnect layers

- With limited interconnect layers, dedicated routing channels between rows of standard cells are needed
- Width of the cell allowed to vary to accommodate complexity
- Interconnect plays a significant role in speed of a digital circuit

Verilog to ASIC Layout (the push button approach)

```
module adder64 (a, b, sum);
  input  [63:0] a, b;
  output [63:0] sum;

  assign sum = a + b;
endmodule
```

After Synthesis



After Routing





After Placement

Macro Modules

256×32 (or 8192 bit) SRAM Generated by hard-macro module generator



- **Generate highly regular structures (entire memories, multipliers, etc.) with a few lines of code**
- **Verilog models for memories automatically generated based on size**

Clock Distribution



Clock skew, courtesy Alpha



For 1Ghz clock, skew budget is 100ps.

Variations along different paths arise from:

- **Device: V_T, W/L, etc.**
- **Environment: V_{DD}, ˚C**
- **Interconnect: dielectric thickness variation**

IBM Clock Routing



Analog Circuits: Clock Frequency Multiplication (Phase Locked Loop)





Intel 486, 50Mhz

- VCO ⇨ produces high frequency square wave
- Divider ⇨ divides down VCO frequency
- PFD ⇨ compares phase of ref and div
- Loop filter ⇨ extracts phase error information

Used widely in digital systems for clock synthesis (a standard IP block in most ASIC flows)

Courtesy M. Perrott

Scan Testing



Idea: have a mode in which all registers are chained into one giant shift register which can be loaded/ read-out bit serially. Test remaining (combinational) logic by

(1) in "test" mode, shift in new values for all register bits thus setting up the inputs to the combinational logic

(2) clock the circuit once in "normal" mode, latching the outputs of the combinational logic back into the registers

(3) in "test" mode, shift out the values of all register bits and compare against expected results.



Courtesy of C. Terman and IEEE Press

Behavioral Transformations

- There are a large number of implementations of the same functionality
- These implementations present a different point in the area-time-power design space
- Behavioral transformations allow exploring the design space a high-level

Optimization metrics:

1. Area of the design
2. Throughput or sample time T_S
3. Latency: clock cycles between the input and associated output change
4. Power consumption
5. Energy of executing a task
6. …



Fixed-Coefficient Multiplication

Conventional Multiplication

$Z = X \cdot Y$

$$
\begin{array}{cccccccc}
 & & & & X_3 & X_2 & X_1 & X_0 \\
 & & & & Y_3 & Y_2 & Y_1 & Y_0 \\
\hline
 & & & & X_3 \cdot Y_0 & X_2 \cdot Y_0 & X_1 \cdot Y_0 & X_0 \cdot Y_0 \\
 & & & X_3 \cdot Y_1 & X_2 \cdot Y_1 & X_1 \cdot Y_1 & X_0 \cdot Y_1 & \\
 & & X_3 \cdot Y_2 & X_2 \cdot Y_2 & X_1 \cdot Y_2 & X_0 \cdot Y_2 & & \\
 & X_3 \cdot Y_3 & X_2 \cdot Y_3 & X_1 \cdot Y_3 & X_0 \cdot Y_3 & & & \\
\hline
Z_7 & Z_6 & Z_5 & Z_4 & Z_3 & Z_2 & Z_1 & Z_0
\end{array}
$$

Constant multiplication (become hardwired shifts and adds)

$Z = X \cdot (1001)_2$

$$
\begin{array}{cccccccc}
 & & & & X_3 & X_2 & X_1 & X_0 \\
 & & & & 1 & 0 & 0 & 1 \\
\hline
 & & & & X_3 & X_2 & X_1 & X_0 \\
 & & & X_3 & X_2 & X_1 & X_0 & \\
\hline
Z_7 & Z_6 & Z_5 & Z_4 & Z_3 & Z_2 & Z_1 & Z_0
\end{array}
$$

$Y = (1001)_2 = 2^3 + 2^0$



Transform: Canonical Signed Digits (CSD)

Canonical signed digit representation is used to increase the number of zeros. It uses digits {-1, 0, 1} instead of only {0, 1}.

Iterative encoding: replace string of consecutive 1's

0	1	1	…	1	1

$2^{N-2} + \ldots + 2^1 + 2^0$

➡

1	0	0	…	0	-1

$2^{N-1} - 2^0$

Worst case CSD has 50% non zero bits

01101111

=

100$\bar{1}$000$\bar{1}$

0	1	1	0	1	1	1	1

➡

0	1	1	1	0	0	0	-1

⬇

1	0	0	-1	0	0	0	-1



Shift translates to re-wiring

Algebraic Transformations

Commutativity



A + B = B + A

Distributivity



(A + B) C = AB + BC

Associativity



(A + B) + C = A + (B+C)

Common sub-expressions



Transforms for Efficient Resource Utilization



Time multiplexing: mapped to 3 multipliers and 3 adders



distributivity



Reduce number of operators to 2 multipliers and 2 adders



A Very Useful Transform: Retiming

Retiming is the action of moving delay around in the systems

- Delays have to be moved from ALL inputs to ALL outputs or vice versa



Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.




Retiming Synchronous Circuitry

Charles E. Leiserson and James B. Saxe

August 20, 1986.

Benefits of retiming:

- Modify critical path delay
- Reduce total number of registers

Retiming Example: FIR Filter



Symbol for multiplication

Direct form

$$y(n) = h(n) \otimes x(n) = \sum_{i=0}^{K} x(n-i) \cdot h(i)$$

associativity of the addition



T_{clk} = 22 ns

retime



Transposed form T_{clk} = 14 ns

Note: here we use a first cut analysis that assumes the delay of a chain of operators is the sum of their individual delays. This is not accurate.

Pipelining, Just Another Transformation (Pipelining = Adding Delays + Retiming)



Contrary to retiming, pipelining adds extra registers to the system

How to pipeline:

1. **Add extra registers at *all* inputs**
2. **Retime**

The Power of Transforms: Lookahead

y(n) = x(n) + A y(n-1)



Try pipelining this structure

loop unrolling



y(n) = x(n) + A[x(n-1) + A y(n-2)]

distributivity



How about pipelining this structure!

associativity



retiming



precomputed

Key Concern in Modern VLSI: Variations!







With 100b transistors, 1b unusable (variations)





Deterministic design techniques inadequate in the future

Trends: "Chip in a Day" (Matlab/Simulink to Silicon…)



Map algorithms directly to silicon - bypass writing Verilog!

Courtesy of R. Brodersen

Trends: Watermarking of Digital Designs

Fingerprinting is a technique to deter people from illegally redistributing legally obtained IP by enabling the author of the IP to uniquely identify the original buyer of the resold copy.

The essence of the **watermarking** approach is to encode the author's signature. The selection, encoding, and embedding of the signature must result in minimal performance and storage overhead.



same functionality, same area, same performance
watermark of 4768 bits embedded

(courtesy of G. Qu, M. Potkonjak)