L3: Introduction to Verilog (Combinational Logic)

Acknowledgements :

Rex Min Lecture Notes prepared by Professor Anantha Chandrakasan

Verilog References:

- Samir Palnitkar, Verilog HDL, Pearson Education (2nd edition).
- Donald Thomas, Philip Moorby, <u>The Verilog Hardware Description Language</u>, Fifth Edition, Kluwer Academic Publishers.
- J. Bhasker, Verilog HDL Synthesis (A Practical Primer), Star Galaxy Publishing



Synthesis and HDLs

Phir

 Hardware description language (HDL) is a convenient, deviceindependent representation of digital logic



Verilog: The Module

out

 $Out = sel \bullet a + sel \bullet b$

2-to-1 multiplexer with inverted output

outbar

- Verilog designs consist of interconnected modules.
- A module can be an element or collection of lower level design blocks.
- A simple module with combinational logic might look like this:

```
module mux 2 to 1(a, b, out,
                                              Declare and name a module: list its
                                              ports. Don't forget that semicolon.
                     outbar, sel);
                                              Comment starts with //
// This is 2:1 multiplexor
                                              Verilog skips from // to end of the line
  input a, b, sel;
                                              Specify each port as input, output,
                                              or inout
  output out, outbar;
                                              Express the module's behavior.
  assign out = sel ? a : b;
                                              Each statement executes in
  assign outbar = ~out;
                                              parallel; order does not matter.
```

endmodule

а

h

Continuous (Dataflow) Assignment



- Continuous assignments use the assign keyword
- A simple and natural way to represent combinational logic
- Conceptually, the right-hand expression is continuously evaluated as a function of arbitrarily-changing inputs...just like dataflow
- The target of a continuous assignment is a net driven by combinational logic
- Left side of the assignment must be a scalar or vector net or a concatenation of scalar and vector nets. It can't be a scalar or vector register (*discussed later*). Right side can be register or nets
- Dataflow operators are fairly low-level:
 - □ Conditional assignment: (conditional_expression) ? (value-if-true) : (value-if-false);
 - □ Boolean logic: ~, &, |
 - □ Arithmetic: +, -, *
- Nested conditional operator (4:1 mux)

□ assign out = s1 ? (s0 ? i3 : i2) : (s0? i1 : i0);



```
module muxgate (a, b, out,
outbar, sel);
input a, b, sel;
output out, outbar;
wire out1, out2, selb;
and a1 (out1, a, sel);
not i1 (selb, sel);
and a2 (out2, b, selb);
or o1 (out, out1, out2);
assign outbar = ~out;
endmodule
```



- Verilog supports basic logic gates as primitives

 and, nand, or, nor, xor, xnor, not, buf
 can be extended to multiple inputs: e.g., nand nand3in (out, in1, in2,in3);
 bufif1 and bufif0 are tri-state buffers
- Net represents connections between hardware elements. Nets are declared with the keyword wire.

Procedural assignment allows an alternative, often higher-level, behavioral description of combinational logic

- Two structured procedure statements: initial and always
- Supports richer, C-like control structures such as if, for, while, case

Procedural Assignment with always

<pre>module mux_2_to_1(a, b, out,</pre>	Exactly the same as before.						
reg out, outbar;	Anything assigned in an always block must <i>also</i> be declared as type reg (next slide)						
always @ (a or b or sel)	Conceptually, the always block runs once whenever a signal in the sensitivity list changes value						
begin							
if (sel) out = a; else out = b;	Statements within the always block are executed sequentially.						
outbar = ~out;	Order matters:						
end	Surround multiple statements in a single always block with begin/end.						
endmodule							

Illii

- In digital design, registers represent memory elements (we will study these in the next few lectures)
- Digital registers need a clock to operate and update their state on certain phase or edge
- Registers in Verilog should not be confused with hardware registers
- In Verilog, the term register (reg) simply means a variable that can hold a value
- Verilog registers don't need a clock and don't need to be driven like a net. Values of registers can be changed anytime in a simulation by assuming a new value to the register



- Procedural and continuous assignments can (and often do) co-exist within a module
- Procedural assignments update the value of reg. The value will remain unchanged till another procedural assignment updates the variable. This is the main difference with continuous assignments in which the right hand expression is constantly placed on the left-side



```
Шiī
```

- case and if may be used interchangeably to implement conditional execution within always blocks
- case is easier to read than a long string of if...else statements

```
module mux 2 to 1(a, b, out,
module mux 2 to 1(a, b, out,
                  outbar, sel);
                                                          outbar, sel);
  input a, b, sel;
                                          input a, b, sel;
                                          output out, outbar;
  output out, outbar;
  reg out;
                                          reg out;
  always @ (a or b or sel)
                                          always @ (a or b or sel)
 begin
                                         begin
   if (sel) out = a;
                                           case (sel)
   else out = b;
                                              1'b1: out = a;
                                              1'b0: out = b;
  end
                                            endcase
  assign outbar = ~out;
                                          end
endmodule
                                          assign outbar = ~out;
```

endmodule

Note: Number specification notation: <size>'<base><number> (4'b1010 if a 4-bit binary value, 16'h6cda is a 16 bit hex number, and 8'd40 is an 8-bit decimal value)

The Power of Verilog: *n*-bit Signals

- Multi-bit signals and buses are easy in Verilog.
- 2-to-1 multiplexer with 8-bit operands:



[m,n] Concatenate m to n, creating larger vector

```
// if the MSB of a is high, this module
// concatenates 1111 to the vector. With signed
// binary numbers, this is called sign extension.
module sign_extend(a, out);
    input [3:0] a;
    output [7:0] out;
    assign out = a[3] ? {4'b1111,a} : {4'b0000,a};
endmodule
```

Verilog's built-in arithmetic makes a 32-bit adder easy:

```
module add32(a, b, sum);
input[31:0] a,b;
output[31:0] sum;
assign sum = a + b;
endmodule
```

• A 32-bit adder with carry-in and carry-out:

```
module add32_carry(a, b, cin, sum, cout);
input[31:0] a,b;
input cin;
output[31:0] sum;
output cout;
assign {cout, sum} = a + b + cin;
endmodule
```

Illii Dangers of Verilog: Incomplete Specification **Illii**



Is this a 3-to-1 multiplexer?

Ilii Incomplete Specification Infers Latches

if out is not assigned during any pass through the always block, then the previous value must be retained!

Synthesized Result:



- Latch memory "latches" old data when G=0 (we will discuss latches later)
- In practice, we almost never intend this

Avoiding Incomplete Specification

Precede all conditionals with a default assignment for all signals assigned within them...

```
always @(a or b or c or sel)
begin
out = 1'bx;
case (sel)
    2'b00: out = a;
    2'b01: out = b;
    2'b10: out = c;
    endcase
end
endmodule
```

```
always @(a or b or c or sel)
begin
case (sel)
    2'b00: out = a;
    2'b01: out = b;
    2'b10: out = c;
    default: out = 1'bx;
    endcase
end
endmodule
```

- ...or, fully specify all branches of conditionals <u>and</u> assign all signals from all branches
 - □ For each if, include else
 - For each case, include default



What is the resulting circuit?

Priority Logic

Intent: if more than one input is 1, the result is a don't-care.

$I_3 I_2 I_1 I_0$	$E_1 E_0$
0001	00
0010	0 1
0100	10
1000	11
all others	ХХ

Code: if i[0] is 1, the result is 00 regardless of the other inputs. *i[0] takes the highest priority.*





If-else and case statements are interpreted very literally! Beware of unintended priority logic.

Illi Avoiding (Unintended) Priority Logic

Make sure that if-else and case statements are parallel
 If mutually exclusive conditions are chosen for each branch...
 ...then synthesis tool can generate a simpler circuit that evaluates the branches in parallel

Parallel Code:

```
module binary_encoder(i, e);
input [3:0] i;
output [1:0] e;
reg [1:0] e;
always @(i)
begin
    if (i == 4'b0001) e = 2'b00;
    else if (i == 4'b0010) e = 2'b01;
    else if (i == 4'b0100) e = 2'b10;
    else if (i == 4'b1000) e = 2'b11;
    else e = 2'bxx;
end
endmodule
```

Minimized Result:



llii

Illii

- Modularity is essential to the success of large designs
- A Verilog module may contain submodules that are "wired together"
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (<< and >>), etc.



Module Definitions

2-to-1 MUX

```
module mux32two(i0,i1,sel,out);
input [31:0] i0,i1;
input sel;
output [31:0] out;
assign out = sel ? i1 : i0;
```

endmodule

3-to-1 MUX

```
module mux32three(i0,i1,i2,sel,out);
input [31:0] i0,i1,i2;
input [1:0] sel;
output [31:0] out;
reg [31:0] out;
always @ (i0 or i1 or i2 or sel)
begin
    case (sel)
    2'b00: out = i0;
    2'b01: out = i1;
    2'b10: out = i2;
    default: out = 32'bx;
    endcase
end
endmodule
```

32-bit Adder

32-bit Subtracter

16-bit Multiplier

```
module mul16(i0, i1, prod);
module add32(i0,i1,sum);
                             module sub32(i0,i1,diff);
                                                          input [15:0] i0, i1;
input [31:0] i0, i1;
                             input [31:0] i0, i1;
                                                          output [31:0] prod;
output [31:0] sum;
                             output [31:0] diff;
                                                          // this is a magnitude multiplier
assign sum = i0 + i1;
                             assign diff = i0 - i1;
                                                          // signed arithmetic later
                                                          assign prod = i0 * i1;
endmodule
                             endmodule
                                                          endmodule
```



Top-Level ALU Declaration



ModelSim Output





addition

subtraction

multiplication

- ModelSim used for behavior level simulation (pre-synthesis) no timing information
- ModelSim can be run as a stand alone tool or from Xilinx ISE which allows simulation at different levels including Behavioral and Post-Place-and-Route

Mii

Explicit port naming allows port mappings in arbitrary order: better scaling for large, evolving designs

Given Submodule Declaration:

```
module mux32three(i0,i1,i2,sel,out);
```

Module Instantiation with Ordered Ports:

```
mux32three output_mux(add_out, sub_out, mul_out, f[2:1], r);
```

Module Instantiation with Named Ports:

```
mux32three output_mux(.sel(f[2:1]), .out(r), .i0(add_out),
```



Built-in Verilog gate primitives may be instantiated as well Instantiations may omit instance name and must be ordered:

and(out, in1,in2,...inN);

- Bitwise operators perform bit-sliced operations on vectors
 ~(4'b0101) = {~0,~1,~0,~1} = 4'b1010
 4'b0101 & 4'b0011 = 4'b0001
- Logical operators return one-bit (true/false) results
 !(4'b0101) = ~1 = 1'b0
- Reduction operators act on each bit of a single input vector
 a &(4'b0101) = 0 & 1 & 0 & 1 = 1'b0
- Comparison operators perform a Boolean test on two arguments

Bitwise		Logical		Reduction			Comparison			
~a	NOT		!a	NOT		&a	AND		a <b< td=""><td></td></b<>	
a&b	AND		a && b	AND		~&	NAND		a <= b	Relational
a b	OR		a b	OR			OR		a >= b	F ' 1 F '
a^b	XOR					~	NOR		a == b a != b	[IN]equality returns x when x
a ~^ b	XNOR					^	XOR			or z in bits. Else returns 0 or 1
Note distinction between ~a and !a								a === b a !== b	case [in]equality returns 0 or 1	

based on bit by bit comparison



ModelSim/Testbench Introduction: Demo this week in Lab by TAs



Full Adder (1-bit)



ModelSim Simulation

Full Adder (4-bit)

module full_adder_4bit (a, b, cin, sum, cout); input[3:0] a, b; input cin; output [3:0] sum; output cout; wire c1, c2, c3;

// instantiate 1-bit adders
full_adder FA0(a[0],b[0], cin, sum[0], c1);
full_adder FA1(a[1],b[1], c1, sum[1], c2);
full_adder FA2(a[2],b[2], c2, sum[2], c3);
full_adder FA3(a[3],b[3], c3, sum[3], cout);
endmodule

🖶 wave - default _ 🗆 × File Insert Edit View Format Tools. Window 👗 🖻 🛍 🚧 ls 🏹]← →[र् 🖪 🔍 🔍 🔍 👫 🌫 ≣₹ 产 🔒 🎒 0110 /test_adder/a 10000 20101 0000 20110 ⊞–€ 1111 /test_adder/b 0001 **1**1010 10001 10001 10000 (1111 /test_adder/cin 1 /test_adder/sum 1000 10000 11111 10000 1000 /test_adder/cout_ D Now. 00 ns 100200 Cursor 1 70 ns 270 ns 머지 4 4 F. 0 ns to 272 ns

Testbench

module test_adder; reg [3:0] a, b; req cin; wire [3:0] sum; wire cout: full_adder_4bit dut(a, b, cin, sum, cout); initial begin a = 4'b0000; b = 4'b0000; cin = 1'b0: #50: a = 4'b0101; b = 4'b1010: // sum = 1111, cout = 0 #50: a = 4'b1111; b = 4'b0001; // sum = 0000, cout = 1 #50; a = 4'b0000; b = 4'b1111; cin = 1'b1; // sum = 0000, cout = 1 #50; a = 4'b0110: b = 4'b0001; // sum = 1000, cout = 0 end // initial begin endmodule // test_adder

Courtesy of F. Honore, D. Milliner

Introductory Digital Systems Laboratory



- Multiple levels of description: behavior, dataflow, logic and switch (not used in 6.111)
- Gate level is typically not used as it requires working out the interconnects
- Continuous assignment using assign allows specifying dataflow structures
- Procedural Assignment using always allows efficient behavioral description. Must carefully specify the sensitivity list
- Incomplete specification of case or if statements can result in non-combinational logic
- Verilog registers (reg) is not to be confused with a hardware memory element
- Modular design approach to manage complexity