



L5: Simple Sequential Circuits and Verilog

Acknowledgements:

- Nathan Ickes and Rex Min
- Lecture notes prepared by Professor Anantha Chandrakasan




Key Points from L4 (Sequential Blocks)



Classification:

- Latch: level sensitive (positive latch passes input to output on high phase, hold value on low phase)
- Register: edge-triggered (positive register samples input on rising edge)
- Flip-Flop: any element that has two stable states. Quite often Flip-flop also used denote an (edge-triggered) register




- Latches are used to build Registers (using the Master-Slave Configuration), but are almost NEVER used by itself in a standard digital design flow.
- Quite often, latches are inserted in the design by mistake (e.g., an error in your Verilog code). Make sure you understand the difference between the two.
- Several types of memory elements (SR, JK, T, D). We will most commonly use the D-Register, though you should understand how the different types are built and their functionality.



System Timing Parameters





Register Timing Parameters

T_{cq} : worst case rising edge clock to q delay

T_{cq. cd}: contamination or minimum delay from clock to q

 T_{su} : setup time

hold time

Logic Timing Parameters


 T_{logic} : worst case delay through the combinational

logic network $T_{logic,cd}$: contamination or minimum delay through logic network



System Timing (I): Minimum Period








System Timing (II): Minimum Delay








Shift-Register





Typical parameters for Positive edge-triggered D Register



all measurements are made from the clocking event that is, the rising edge of the clock

Shift-register








The Sequential always Block




Edge-triggered circuits are described using a sequential always block

Combinational



Sequential





Importance of the Sensitivity List



- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

D Flip-flop with synchronous clear

```
module dff_sync_clear(d, clearb,
  clock, q);
  input d, clearb, clock;
  output q;
  reg q;
  always @ (posedge clock)
  begin
    if (!clearb) q <= 1'b0;
    else q <= d;
  end
  endmodule</pre>
```

always block entered only at each positive clock edge D Flip-flop with asynchronous clear

```
module dff_async_clear(d, clearb, clock, q);
input d, clearb, clock;
output q;
reg q;

always @ (negedge clearb or posedge clock)
begin
   if (!clearb) q <= 1'b0;
   else q <= d;
end
endmodule</pre>
```


always block entered immediately when (active-low) clearb is asserted

Note: The following is incorrect syntax: always @ (clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.


 Assign any signal or variable from <u>only one</u> always block, Be wary of race conditions: always blocks execute in parallel

||||| Simulation (after Place and Route in Xilinx)

DFF with Synchronous Clear



DFF with Asynchronous Clear





Blocking vs. Nonblocking Assignments



- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate

```
always @ (a or b or c)
begin

x = a | b;

1. Evaluate a | b, assign result to x

y = a ^ b ^ c;

2. Evaluate a^b^c, assign result to y

z = b & ~c;

and
```


 Nonblocking assignment: all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)

Sometimes, as above, both produce the same result. Sometimes, not!



Assignment Styles for Sequential Logic





Will nonblocking and blocking assignments both produce the desired result?

```
module nonblocking(in, clk, out);
                                       module blocking(in, clk, out);
  input in, clk;
                                         input in, clk;
  output out;
                                         output out;
  reg q1, q2, out;
                                         reg q1, q2, out;
                                         always @ (posedge clk)
  always @ (posedge clk)
  begin
                                         begin
    q1 <= in;
                                            q1 = in;
    q2 <= q1;
                                            q2 = q1;
                                            out = q2;
    out <= q2;
  end
                                         end
endmodule
                                       endmodule
```




Use Nonblocking for Sequential Logic




```
always @ (posedge clk)
begin
  q1 <= in;
  q2 <= q1;
  out <= q2;
end</pre>
```

"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in, q1, and q2."



```
always @ (posedge clk)
begin
   q1 = in;
   q2 = q1;
   out = q2;
end

"At each rising clock edge, q1
= in.
After that, q2 = q1 = in.
After that, out = q2 = q1 = in.
Therefore out = in."
```




- Blocking assignments do not reflect the intrinsic behavior of multi-stage sequential logic
- Guideline: use nonblocking assignments for sequential always blocks




Simulation



Non-blocking Simulation



Blocking Simulation






Use Blocking for Combinational Logic



| Blocking Behavior | abc xy |
|---|--------|
| (Given) Initial Condition | 11011 |
| a changes;always block triggered | 01011 |
| x = a & b; | 01001 |
| y = x c; | 01000 |



```
module blocking(a,b,c,x,y);
  input a,b,c;
  output x,y;
  reg x,y;
  always @ (a or b or c)
  begin
    x = a & b;
    y = x | c;
  end
```

| Nonblocking Behavior | abc xy | Deferred |
|--|--------|------------|
| (Given) Initial Condition | 11011 | |
| <pre>a changes; always block triggered</pre> | 01011 | |
| x <= a & b; | 01011 | x<=0 |
| y <= x c; | 01011 | x<=0, y<=1 |
| Assignment completion | 01001 | |

```
module nonblocking(a,b,c,x,y);
  input a,b,c;
  output x,y;
  reg x,y;
  always @ (a or b or c)
  begin
    x <= a & b;
    y <= x | c;
  end
endmodule</pre>
```

endmodule

- Nonblocking and blocking assignments will synthesize correctly. Will both styles simulate correctly?
- Nonblocking assignments do not reflect the intrinsic behavior of multi-stage combinational logic
- While nonblocking assignments can be hacked to simulate correctly (expand the sensitivity list), it's not elegant
- Guideline: use blocking assignments for combinational always blocks




The Asynchronous Ripple Counter



A simple counter architecture

- □ uses only registers
 (e.g., 74HC393 uses T-register and negative edge-clocking)
- □ Toggle rate fastest for the LSB

...but ripple architecture leads to large skew between outputs



Count [3]

Count [2]

Count [1]

Count [0]

Clock



The Ripple Counter in Verilog



Single D Register with Asynchronous Clear:

```
module dreg async reset (clk, clear, d, q, qbar);
                                                                                               Count [3:0]
input d, clk, clear;
                                                                 Count[0]
                                                                              Count[1]
                                                                                           Count[2]
                                                                                                        Count[3]
output q, qbar;
reg q;
always @ (posedge clk or negedge clear)
begin
                                                                                                     Countbar[3]
if (!clear)
 q <= 1'b0;
 else q <= d;
                                                              Countbar[0]
                                                                          Countbar[1]
                                                                                      Countbar[2]
end
assign qbar = ~q;
```


Structural Description of Four-bit Ripple Counter:


endmodule



Simulation of Ripple Effect










Logic for a Synchronous Counter




- Count (C) will retained by a D Register
- Next value of counter (N) computed by combinational logic

| C 3 | C2 | C1 | N3 | N2 | N1 |
|------------|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 |



N1 :=
$$\overline{C1}$$

N2 := $C1 \overline{C2} + \overline{C1} \overline{C2}$
:= $C1 xor C2$
N3 := $C1 C2 \overline{C3} + \overline{C1} C3 + \overline{C2} C3$
:= $C1 C2 \overline{C3} + \overline{(C1 + C2)} C3$
:= $(C1 C2) xor C3$





The 74163 Catalog Counter



- Synchronous Load and Clear Inputs
- Positive Edge Triggered FFs
- Parallel Load Data from D, C, B, A
- P, T Enable Inputs: both must be asserted to enable counting
- Ripple Carry Output (RCO): asserted when counter value is 1111 (conditioned by T); used for cascading counters


Synchronous CLR and LOAD

If CLRb = 0 then Q <= 0

Else if LOADb=0 then Q <= D

Else if P * T = 1 then Q <= Q + 1

Else Q <= Q




74163 Synchronous 4-Bit Upcounter




Inside the 74163 (Courtesy TI) - Operating Modes



CLR = 0, LOAD = 0: Clear takes precedence



 $\overline{\text{CLR}} = 1$, $\overline{\text{LOAD}} = 0$: Parallel load from DATA







'163 Operating Modes - II



CLR = 1, LOAD = 1, P T = 0: Counting inhibited



CLR = 1, LOAD = 1, P T = 1: Count enabled





Verilog Code for '163



■ Behavioral description of the '163 counter:

```
module counter(LDbar, CLRbar, P, T, CLK, D,
               count, RCO);
  input LDbar, CLRbar, P, T, CLK;
  input [3:0] D;
  output [3:0] count;
  output RCO;
  reg [3:0] Q;
  always @ (posedge CLK) begin
    if (!CLRbar) Q <= 4'b0000;</pre>
                                   priority logic for
    else if (!LDbar) Q <= D;
                                    control signals
    else if (P && T) Q <= Q + 1;
  end
  assign count = Q;
  assign RCO = Q[3] & Q[2] & Q[1] & Q[0] & T;
```

```
7 10 P 163
2 CLK RCO 15
D QD 11
C QC 12
B QB 13
A QA 14
J O CLR
```


RCO gated by T input

endmodule



Simulation





Notice the glitch on RCO!




Output Transitions



- Any time multiple bits change, the counter output needs time to settle.
- Even though all flip-flops share the same clock, individual bits will change at different times.
 - □ Clock skew, propagation time variations
- Can cause glitches in combinational logic driven by the counter
- The RCO can also have a glitch.


Care is required of the Ripple Carry Output: It can have glitches: Any of these transition paths are possible!





Cascading the 74163: Will this Work?





- '163 is enabled only if P and T are high
- When first counter reaches Q = 4'b1111, its RCO goes high for one cycle
- When RCO goes high, next counter is enabled (P T = 1)


So far, so good...then what's wrong?




Incorrect Cascade for 74163



Everything is fine up to 8'b11101111:




Problem at 8'b11110000: one of the RCOs is now stuck high for 16 cycles!





Correct Cascade for 74163





- P input takes the master enable
- T input takes the ripple carry



Summary



- Use blocking assignments for combinational always blocks
- Use non-blocking assignments for sequential always blocks
- Synchronous design methodology usually used in digital circuits
 - □ Single global clocks to all sequential elements
 - □ Sequential elements almost always of edge-triggered flavor (design with latches can be tricky)
- Today we saw simple examples of sequential circuits (counters)