



L6: FSMs and Synchronization




Lecture material courtesy of Rex Min

Lecture notes prepared by Professor Anantha Chandrakasan


Asynchronous Inputs in Sequential Systems

What about external signals?



Can't guarantee setup and hold times will be met!


When an asynchronous signal causes a setup/hold violation...




Q: Which cases are problematic?

All of them can be, if more than one happens simultaneously within the same circuit.

Idea: ensure that external signals directly feed exactly one flip-flop






This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?



- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize




How many registers are necessary?

- Depends on many design parameters(clock speed, device speeds, ...)
- In 6.111, one or maybe two synchronization registers is sufficient




- Finite State Machines (FSMs) are a useful abstraction for sequential circuits with centralized "states" of operation
- At each clock edge, combinational logic computes outputs and next state as a function of inputs and present state



Review: FSM Timing Requirements

Pliī

Timing requirements for FSM are identical to any generic sequential system with feedback




L6: 6.111 Spring 2009




Pliī

Moore and Mealy FSMs are distinguished by their output generation



Mealy FSM:



- - Buttons and switches pressed by humans for arbitrary periods of time




Design Example: Level-to-Pulse

- A level-to-pulse converter produces a single-cycle pulse each time its input goes high.
- In other words, it's a synchronous risingedge detector.













Plii


Block diagram of desired system:




State transition diagram is a useful FSM representation and design aid



Logic Derivation for a Moore FSM




Combinational logic may be derived by Karnaugh maps




Illii

Moore Level-to-Pulse Converter




Moore FSM circuit implementation of level-to-pulse converter:




Illii

Design of a Mealy Level-to-Pulse




Since outputs are determined by state and inputs, Mealy FSMs may need fewer states than Moore FSM implementations




llii





Mealy FSM circuit implementation of level-to-pulse converter:




- FSM's state simply remembers the previous value of L
- Circuit benefits from the Mealy FSM's implicit single-cycle assertion of outputs during state transitions





- Remember that the difference is in the output:
 - □ Moore outputs are based on state only
 - □ Mealy outputs are based on state *and input*
 - □ Therefore, Mealy outputs generally occur one cycle earlier than a Moore:



- Compared to a Moore FSM, a Mealy FSM might...
 - Be more difficult to conceptualize and design
 - □ Have fewer states

Introductory Digital Systems Laboratory

- Lab assistants demand a new soda machine for the 6.111 lab. You design the FSM controller.
- All selections are \$0.30.
- The machine makes change.
 (Dimes and nickels only.)
- Inputs: limit 1 per clock
 - **Q** quarter inserted
 - D dime inserted
 - □ N nickel inserted
- Outputs: limit 1 per clock
 - DC dispense can
 - DD dispense dime
 - DN dispense nickel




• A starting (idle) state:

idle

got5c



got10c



got15c

. . .




States to dispense change (one per coin dispensed):




Introductory Digital Systems Laboratory




A Moore Vender



State Reduction





FSMs are easy in Verilog. Simply write one of each:

- State register (sequential always block)
- Next-state combinational logic (comb. always block with case)
- Output combinational logic block (comb. always block or assign statements)

States defined with parameter keyword

parameter IDLE = 0; parameter GOT_5c = 1; parameter GOT_10c = 2; parameter GOT_15c = 3; parameter GOT_20c = 4; parameter GOT_25c = 5; parameter GOT_30c = 6; parameter GOT_35c = 7; parameter GOT_40c = 8; parameter GOT_40c = 8; parameter GOT_50c = 10; parameter RETURN_20c = 11; parameter RETURN_15c = 12; parameter RETURN_10c = 13; parameter RETURN_5c = 14;

State register defined with sequential always block

```
always @ (posedge clk or negedge reset)
if (!reset) state <= IDLE;
else state <= next;</pre>
```



Verilog for the Moore Vender

Next-state logic within a combinational always block

```
always @ (state or N or D or Q) begin
   case (state)
     IDLE:
             if (Q) next = GOT 25c;
          else if (D) next = GOT 10c;
              else if (N) next = GOT 5c;
              else next = IDLE;
    GOT_5c: if (Q) next = GOT 30c;
           else if (D) next = GOT 15c;
              else if (N) next = GOT 10c;
              else next = GOT 5c;
     GOT 10c: if (Q) next = GOT 35c;
           else if (D) next = GOT 20c;
              else if (N) next = GOT 15c;
             else next = GOT_10c;
     GOT 15c: if (Q) next = GOT 40c;
           else if (D) next = GOT 25c;
              else if (N) next = GOT 20c;
              else next = GOT 15c;
     GOT 20c: if (Q) next = GOT 45c;
           else if (D) next = GOT 30c;
              else if (N) next = GOT 25c;
             else next = GOT 20c;
```

```
GOT_25c: if (Q) next = GOT_50c;
else if (D) next = GOT_35c;
else if (N) next = GOT_30c;
else next = GOT_25c;
```

```
GOT_30c: next = IDLE;
GOT_35c: next = RETURN_5c;
GOT_40c: next = RETURN_10c;
GOT_45c: next = RETURN_15c;
GOT_50c: next = RETURN_20c;
```


```
RETURN_20c: next = RETURN_10c;
RETURN_15c: next = RETURN_5c;
RETURN_10c: next = IDLE;
RETURN_5c: next = IDLE;
```

```
default: next = IDLE;
endcase
end
```

Combinational output assignment

endmodule

<mark>wave - default</mark> le Edit View Insert For	mat Tools W	indow									
	teres and the set		• • • •			≣ (⊨ ⊃4					
	1										
/tb_moore/clk	0										
/tb_moore/reset											
/tb_moore/Q /tb_moore/D	0										
//b_moore/N	0										
/tb_moore/DC	St0										استعراق
/tb_moore/DN	StO										
/tb_moore/DD	StO										
⊕–🧶 /tb_moore/state	0	0	<u>)</u> 1	<u>)</u> 3	<u>1</u> 4	19	<u>ζ</u> c),e)(0		
Now	100000	00.00	200 ns	3	400		600	Ins		10 ns	
Cursor 1) ps									
(•										
6462 ps to 993573 ps											



l'Ilii

Coding Alternative: Two Blocks

Phir

Next-state and output logic combined into a single always block

always @ (state or N or D or Q) begin


DC = 0;	DD =	0;	DN =	= 0;	11	defaults	
case (s [.] IDLE:	else else	if if	(D) (N)	<pre>next = next = next = IDLE;</pre>	GOI	10c;	
GOT_5	else else	if if	(D) (N)	<pre>next = next = next = GOT_5c;</pre>	GOI GOI		
GOT_1	else else	if if	(D) (N)	next = next = GOT_10c	GOI GOI	20c;	
GOT_1	else else	if if	(D) (N)	next = next = next = GOT_15c	GOI GOI	_25c;	
GOT_2	else else	if if	(D) (N)	next = next = next = GOT_20c	GOI GOI	;	
GOT_2	else else	if if	(D) (N)	next = next = next = GOT_25c	GOI GOI	_35c;	

GOT_30c:	
	<pre>DC = 1; next = IDLE;</pre>
	end
GOT_35c:	
	<pre>DC = 1; next = RETURN_5c;</pre>
	end
GOT_40c:	DC = 1; next = RETURN 10c;
	end
GOT 45c:	0110
	DC = 1; next = RETURN 15c;
	end
GOT_50c:	begin
	<pre>DC = 1; next = RETURN_20c;</pre>
	end
RETURN_200	DD = 1; next = RETURN 10c;
	end
RETURN 15	
	DD = 1; next = RETURN 5c;
	end
RETURN_10	c: begin
	DD = 1; next = IDLE;
	end
RETURN_5c	
	<pre>DN = 1; next = IDLE;</pre>
	end
default.	next = IDLE;
endcase	IEAC - IDEE,

end




- FSM state bits may not transition at precisely the same time
- Combinational logic for outputs may contain hazards
- Result: your FSM outputs may glitch!



If the soda dispenser is glitch-sensitive, your customers can get a 20-cent soda!

IIII Registered FSM Outputs are Glitch-Free IIII




- Move output generation into the sequential always block
- Calculate outputs based on <u>next</u> state

reg DC,DN,DD;

```
// Sequential always block for state assignment
always @ (posedge clk or negedge reset) begin
if (!reset) state <= IDLE;
else if (clk) state <= next;

DC <= (next == GOT_30c || next == GOT_35c ||
            next == GOT_40c || next == GOT_45c ||
            next == GOT_50c);
DN <= (next == RETURN_5c);
DD <= (next == RETURN_20c || next == RETURN_15c ||
            next == RETURN_10c);
</pre>
```

Mealy Vender (covered in Recitation)



Illii



Plii

```
module mealyVender (N, D, Q, DC, DN, DD, clk, reset, state);
  input N, D, Q, clk, reset;
 output DC, DN, DD;
 req DC, DN, DD;
  output [3:0] state;
  reg [3:0] state, next;
 parameter IDLE = 0;
  parameter GOT 5c = 1;
  parameter GOT 10c = 2;
  parameter GOT 15c = 3;
 parameter GOT 20c = 4;
  parameter GOT 25c = 5;
  parameter RETURN 20c = 6;
  parameter RETURN 15c = 7;
 parameter RETURN 10c = 8;
 parameter RETURN 5c = 9;
  // Sequential always block for state assignment
  always @ (posedge clk or negedge reset)
    if (!reset) state <= IDLE;</pre>
    else
                  state <= next;</pre>
```



Verilog for Mealy FSM

always @ (state or N or D or Q) begin DC = 0; DN = 0; DD = 0; // defaults case (state) IDLE: if (Q) next = GOT 25c; else if (D) next = GOT 10c; else if (N) next = GOT 5c; else next = IDLE; GOT 5c: if (Q) begin DC = 1; next = IDLE; end else if (D) next = GOT 15c; else if (N) next = GOT 10c; else next = GOT 5c; GOT 10c: if (Q) begin DC = 1; next = RETURN 5c; end else if (D) next = GOT 20c; else if (N) next = GOT 15c; else next = GOT 10c; GOT 15c: if (Q) begin DC = 1; next = RETURN 10c; end else if (D) next = GOT 25c; else if (N) next = GOT 20c; else next = GOT 15c; GOT 20c: if (Q) begin DC = 1; next = RETURN 15c; end else if (D) begin DC = 1; next = IDLE; end else if (N) next = GOT 25c; else next = GOT 20c;

For state GOT_5c, output DC is only asserted if Q=1


```
GOT 25c:
          if (Q) begin
             DC = 1; next = RETURN 20C;
           end
      else if (D) begin
            DC = 1; next = RETURN 5c;
           end
      else if (N) begin
            DC = 1; next = IDLE;
           end
      else next = GOT 25c;
RETURN 20c: begin
               DD = 1; next = RETURN 10c;
             end
RETURN 15c: begin
               DD = 1; next = RETURN 5c;
             end
RETURN 10c: begin
               DD = 1; next = IDLE;
             end
```

```
RETURN_5c: begin
        DN = 1; next = IDLE;
        end
```

```
default: next = IDLE;
endcase
end
```

endmodule


🖶 wave - default										
File Edit View Insert For	mat Tools	Window								
🗃 🖬 🎒 👗 🖻 🛍	M <u>1</u> }	🔏 🔁 🛨		Q Q Q	x If I		3 •			
🌖 /tb_mealy/clk	0									
/tb_mealy/reset	1									
/tb_mealy/Q /tb_mealy/D	0						-			
/tb_mealy/N	0									
/tb_mealy/DC	0 0 St0									
🌏 /tb_mealy/DN	StO	2								
/tb_mealy/DD	St0									
⊕- € /tb_mealy/state	0	0	<u></u>	<u>)</u> 3	4	17	90)0		
Now)000 ps		200		400		600			Dins 1 /
Cursor 1	0 ps		200	ns	400	ns	000) ris	00	
K		$\overline{\Box}$								
25641 ps to 912149 ps										




(note: outputs should be registered)

Illii

Delay Estimation : Simple RC Networks



Illi Clocks are Not Perfect: Clock Skew




Introductory Digital Systems Laboratory


Чii



Positive and Negative Skew



Launching edge arrives before the receiving edge



Receiving edge arrives before the launching edge

Adapted from J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.


L6: 6.111 Spring 2009

Introductory Digital Systems Laboratory

1117

Illi Clocks are Not Perfect: Clock Jitter





Introductory Digital Systems Laboratory

- Synchronize all asynchronous inputs Use two back to back registers
- Two types of Finite State Machines introduced
 Moore outputs are a function of current state
 Mealy outputs a function of current state and input
- A standard template can be used for coding FSMs
- Register outputs of combinational logic for critical control signals
- Clock skew and jitter are important considerations