




Introduction to PSoC Creator for 6.131 and 6.115

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Section Objectives

You will be able to:

- Follow the PSoC Creator Design Flow and develop projects
- Find and use the tools available within the software IDE
- Compile, build and program PSoC 3/5 applications
- Debug PSoC 3/5 applications



PSoC Creator Design Flow

Configure

- Start a new project
- Place components
- Configure components
- Connect components

Develop

- Build hardware design and generate component APIs
- Write application code utilizing component APIs
- Compile, build and program

Debug

• Perform in-circuit debug using the MiniProg3 and PSoC Creator

Reuse

 Capture working hardware/software designs as your own components for future use

Step 1: Download PSoC Creator

- 1. Go to <u>www.cypress.com</u>
- Go to Products → Programmable System-on-chip → PSoC Software
- Click on PSoC Creator. (PSoC Creator is the IDE for PSoC 3 and 5 designs, PSoC Designer is for PSoC 1 designs)
- 4. Click download. Scroll to the bottom of the page and click on the first link.
- 5. You will be prompted to login. Create an account to do so.
- 6. Use the download manager. Click "launch." Install the typical version of Creator. Run the update manager.

Step 2: Start PSoC Creator

1 1 5 6 6 9 9 9 8 4 4	ject <u>B</u> uild <u>T</u> ools <u>W</u> indow <u>H</u> elp ∦ ⓑ ⓑ ★ ♥ ♥ ♥ ♥ ■ ★ ♥	
im → im	PSoC [®] Creator [™] Beta	• 4 ▷ CYPRESS PERFORN Welcome to PSoC® Creator™
Components Results		 PSoC Creator provides a unique and powerful PSoC hardware/software co-design environment, with: State-of-the-art software development IDE Revolutionary graphical design editor Cypress provides training material via our web site, located at PSoC Creator Training. There are also tutorials and walkthroughs provided in the PSoC Creator Help, accessible from the Help menu. Plus, you can install various PSoC Kits, which contain tutorials and walkthroughs as well. The following section provides a general overview of creating an embedded design using PSoC Creator. The main steps are: Configure, Develop, Debug, and Reuse. Click on each tab below to learn more about each step.
	Web Sites Application Notes Mv PSoC	Configure Unlike fixed function microcontrollers, PSoC allows you to choose the on-chip peripherals you need. Instead of settling for a part that has most of what you need and a lot of what you don't, with PSoC you simply configure the device with your chosen functionality. No more no less
۵	Show output from: All Show output from: All	located at: C:\Users\poa\AppData\Local\Temp\PSoC Creator-002.log

Step 3: Create a New Project


PSoC Creator 1.0		
	tt <u>B</u> uild <u>T</u> ools <u>W</u> indow <u>H</u> elp S	
Workspace Explorer		
	Start Page	- 4 ▷ ×
Source	PSoC [®] Creator™ Beta	CYPRESS
	Recent Projects	<u>^</u>
Components	New Project	SoC hardware/software co-design environment, with:
Results	PSoC Creator Installed Templates Pa Empty PSoC 3 Design Pa Empty PSoC 5 Design	
		site, located at PSoC Creator Training. There are also tutorials and p, accessible from the Help menu. Plus, you can install various PSoC s well.
	Creates a PSoC 5, 32 bit, design project.	w of creating an embedded design using PSoC Creator. The main se. Click on each tab below to learn more about each step.
	Name: Lab 101 - My First Digital Design	on microcontrollers, PSoC allows you to choose the on-chip ed. Instead of settling for a part that has most of what you need
	Location: C:\Users\poa\Documents\PSoC Creator	ou don't, with PSoC you simply configure the device with your ity. No more, no less.
	Ou Advanced	~ # X
	OK Cancel	al\Temp\PSoC Creator-001.log
		-
		*
<u>م</u>	4	۲. Electric de la construcción de l Electric de la construcción de la co
~	Output Notice List	
Ready		0 Errors 0 Warnings 0 Notes 🤃

File→New→New Project

PSoC Creator Design Canvas

Design02 - PSoC Creator 1.0 [C:\\PSoC C	Creator\D	esign02\De	esign02	cydsn\TopDesign\TopDesign.cysch]	
<u>File Edit View D</u> ebug <u>P</u> roject <u>B</u> uil	ld <u>T</u> oo	ls <u>W</u> indov	w <u>H</u> e	p	
: 📬 🐴 🚔 🖬 🖉 🖨 🔍 🗴 🖻 🖞	LX	0 0 1	- 🔊	🛫 🕴 70% 🔹 🔍 🛫 Debug 🔹 ARM CM3-GCC 4.2.1 🔹 🛫	
				A • ∠ • ◇ • , : 沙 ч ч ∡ ≏ ∢ ↓ : ≝ • ≚ ≫ ! ₩ ★ ,	
	- 4 ×			TopDesign.cysch	🗙 Component Catalog (64 com 👻 🕂 🗙
a 🔁		3			🖉 📭 📑 🕐 🕅
Workspace 'Design02' (1 Projects)	$\overline{\nabla}$	٦.			aa aa
Project 'Design02' [CY8C5588AXI-060]	ö	\diamond			Cypress 4 b
Design02.cydwr	Source	0			Cypress Component Catalog
🖻 🧰 Header Files	0	0			in the second s
<u>h</u> device.h ⊟⊡ Source Files	ompo	\mathbf{N}			E Communications
i main.c	nent	2			⊡
	Components Results	Т			🕀 💀 Logic
	Resu	<u></u>			⊞
	ß				🗄 💑 Filters
					Ports and Pins
					Digital Bidirectional Pin [v1.20]
					Digital Input Pin [v1.20]
					🗄 🧑 System
					Boost Converter [v1.10]
					····◆ Clock ····◆ Die Temperature [v1.10]
					OMA EEPROM [v1.10]
					RTC [v1.20]
					SleepTimer [v1.10]
					Component Preview
		Pa	age 1	4	Þ
		Output		▼ 4	
		Show output	out from		
					Data Sheet
	~	•		F	
	~	Output No	otice List		
Ready					0 Errors 0 Warnings 0 Notes .:

Step 4: Place/Configure Digital Pin



Drag pin from Component Catalog on right

Component Catalog


Catalog Folders

- Analog
 - ADC
 - Amplifier
 - DAC
- Digital
 - Registers
 - Functions
 - Logic
- Communication
 - UART
 - -Display
 - -System

Datasheet access

Component Catalog (179 c... - 👎 🗙 z 🖬 🗗 🚺 🚺 船 船 💠 🔿 Concept Cypress [◀ ▶ tion Cypress Component Catalog 🗄 🐼 Analog 🗄 👧 CapSense Communications 🖻 👧 Digital E- Functions E- togic And Bufoe [v1.10] D Flip Flop [v1.20] De-Multiplexer [v1.10] Logic High '1' Logic Low '0' Lookup Table [v1.5(Multiplexer [v1.10] \$ Nand Nor ٥ Not ٥ Or \diamond Virtual Mux ٥ Xnor ٥ Xor Registers Display 00 Filters Ports and Pins 🚯 Analog Pin [v1.70] 🔊 Digital Bidirectional Pin [۱ Digital Input Pin [v1 70] 111


Step 5: Adding Other Components



Drag needed components from Component Catalog

Step 6: Component Configuration

- Double-click on a component to open its component configuration dialog box
- Change configuration
- Click on Datasheet in bottom left corner for component description and APIs




Configure 'PWM'	8	23
Name: PWM_1		
Configure A	dvanced Built-in	۹ ۵
period +255 pwm1 pwm2	0+¥+2550+	* III
Resolution: PWM Mode:	● 8-Bit ◎ 16-Bit Two Outputs	
Period:	255 Period = UNKNOWN SOURCE FREQ	
CMP Value 1:	127 CMP Value 2: 63	
CMP Type 1:	Less CMP Type 2: Less	Ŧ
Data Sheet	OK Apply Cancel	

Component Datasheets

Contents:

- Features
- General description of component
- · When to use component
- Input/Output connections
- Parameters and setup
- Application Programming Interface (API)
- Sample firmware source code
- Functional description
- DC and AC electrical characteristics



The PWM generates up to 2 left or right aligned PWM outputs or 1 center aligned or dual edged PWM output. The PWM outputs are double buffered to avoid glitches due to duty cycle changes while running. Left aligned PWMs are used for most general purpose PWM uses. Right aligned PWMs are typically only used in special cases which require alignment opposite of left aligned PWMs. Center aligned PWMs are most often used in AC motor control to maintain phase alignment. Dual edge PWMs are optimized for power conversion where phase alignment must be adjusted.


The optional deadband provides complementary outputs with adjustable dead time where both outputs are low between each transition. The complementary outputs and dead time are most often used to drive power devices in half bridge configurations to avoid shoot through currents and resulting damage. A kill input is also available that immediately disables the deadband outputs when enabled. Three kill modes are available to support multiple use scenarios.

Two hardware dither modes are provided to increase PWM flexibility. The first dither mode increases effective resolution by 2-bits when resources or clock frequency preclude a standard implementation in the PWM counter. The second dither mode uses a digital input to select one of the two PWM outputs on a cycle by cycle basis typically used to provide fast transient response in power converts.

PRELIMINARY

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 001-46827 Rev. *A Revised August 27, 2009

Step 7: Connecting Components



Use wire tool (or shortcut key "w") to connect components

Design-Wide Resource Manager (.cydwr)

Clocks

Interrupts

Set priority and vector

DMA


Manage DMA channels

System


• Debug, boot parameters, sleep mode API generation, etc.

Pins

- Map I/O to physical pins and ports
- Over-ride default selections




Step 8: Configure PSoC I/O



In .cydwr file, route schematic pins to physical pins on the PSoC chip (on right: name to pin mapping)

Interrupts

- Priority may be changed: defaults to 7 (lowest priority)
- Edit ISR code in interrupt Creator-generated .c file



System

- System settings
- Debug settings
- Voltage Configuration


Design02 - PSoC Creator 1.0 [C:\Users\poa\E	Docum	ients\PSoC Creator\Design02\Design02.cydsn\Design02.cydwr]		- 0	X
<u>File Edit View D</u> ebug Project Build	<u>T</u> oo	ls <u>W</u> indow <u>H</u> elp			
1 🔁 🖞 💣 🖬 🖉 🖉 🖉 🕹 🗽 🖬 🕾	×	ヴ 🍽 🖕 🔜 👻 🐙 136% 🔹 🔍 💭 🖕 Debug 🔹 ARM CM3-GCC 4.2.1 🔹 🖕			
🎬 - 🚵 🧇 👹 🔆 🖕					
	μ Χ	Start Page *TopDesign.cysch Design02.cydwr		-	4 Þ x
al 🕿		S Reset Era Expand Tri⊂ Collapse			
Workspace 'Design02' (1 Projects)	$\overline{\}$	Option	Туре	Value	
Project 'Design02' [CY8C5588AXI-060]	S	Ė- Configuration			
Design02.cydwr	Source	- Mode	ENUM	Compressed	•
🖻 🧰 Header Files		- Store Configuration Data in ECC Memory	BOOL		
	ompo	- Instruction Cache Enabled	BOOL		
main.c	Components	- Data Cache Enabled	BOOL		
	$ \prec $	- Enable Error Correcting Code (ECC)	BOOL		
	Results	Enable Fast IMO	BOOL		
	ß	Debugging	I		
		- Enable	BOOL		
		- Require XRES Pin	BOOL	V	
		Use Optional XRES	BOOL		
		- Debug Port Select (DPS)	ENUM	SWD (serial wire	-
		Enable Trace	BOOL		
		E⊢ Voltage Configuration			
		- Vddd	FLOAT	5.5	
		- Vdda	FLOAT	5.5	
		- Vio0	FLOAT	5.5	
		- Vio1	FLOAT	5.5	
		— Vio2	FLOAT	5.5	
		- Vio3	FLOAT	5.5	
		🐝 Pins 🕑 Clocks 🖋 Interrupts 📴 DMA 😻 System 📓 Directives 📓 Flash Security			4 Þ
		Output			т ф X
		Show output from: All			
					^
		<			
	~	Output Notice List			
Ready			6 Error	rs 0 Warnings 1 N	lotes .:

Clock Configurations


- Clocks are allocated to slots in the clock tree
- 8 digital, 4 analog
- Clocks have APIs
- Reuse existing clocks to preserve resources, if possible

	a 🗙 I		low <u>H</u> elp	6%	Debug	- ADI	и смз-бсс	4.2.1			
[1] 1] 급 22 및 22 43 [1] 14 15 (西·孟송) 77 ※ (1)		-) (-			Sebug	AN	vi civis-occ	4.2.1		\mathbf{c}	ocking tree
	- 4 ×										
	• + x				Design02.cydw						• • • •
Workspace 'Design02' (1 Projects)		Add	Clock 🕑 Dele	ete Clock 🔮			_		_		1
Poject 'Design02' (TProjects)		Туре /	Name	Domain	Desired Frequency	Nominal Frequency	Accuracy (%)	Tolerance (%)	Divider	Start on , Reset	Source Clock
TopDesign.cysch	Source	Sustam	USB_CLK	DIGITAL	48.000 MHz		±0	(-/	1		IMOx2
- Pesign02.cydwr		System	-					-	-		IMUX2
Header Files	S	System	Digital_Signal	DIGITAL	? MHz		±0	-	0		
Source Files	npor	System	XTAL_32KHZ	DIGITAL	32.768 kHz		±0	-	0		
main.c	Components	System		DIGITAL	33.000 MHz		±0	-	0		
		System	ILO	DIGITAL	? MHz	1.000 kHz	±20	-	0		
	Results	System	IMO	DIGITAL	3.000 MHz	3.000 MHz	±1	-	0	V	
	ធ	System	BUS_CLK	DIGITAL	? MHz	24.000 MHz	±1	-	1	V	MASTER_CLK
		System	MASTER_CLK	DIGITAL	? MHz	24.000 MHz	±1	-	1	V	PLL_OUT
		System	PLL_OUT	DIGITAL	24.000 MHz	24.000 MHz	±1	-	0	V	IMO
		Local	Clock_1	DIGITAL	 24.000 MHz 	24 000 MHz					
						24.000 102	±1	±5	1		Auto: MASTER_CLK
						21.000 min	±1	±5	1	2	Auto: MASTER_CLK
			Pins ④ Clock	cs 🍠 Inte	rrupts 800 DMA						Auto: MASTER_CLK
			Pins) () Clock	s 🌶 Inte							
		Output	Pins) () Clock		mupts 80 DMA						
		Output									
		Output			mupts 80 DMA						


System Clocking Tree



Step 8: Add main.c Code




Step 9: Build Project



Step 9: Build Process

- API Generation
- Compilation
- Configuration Generation
- Configuration Verification



Step 10: Program Device

	ital Design - PSoC Crea		ı\Lab 101 - My First Digital Design.cydsn\ma	in.c]	
<u>ne can view d</u> er	Windows		Debug • ARM CM3-GCC 4.	21	
	<u>P</u> rogram	Ctrl+F5	- And Constant and Sector	2.1	
orkspace Explorer 🕺					
		h	ppDesign.cysch Lab 101-My Design.cydv ONFIDENTIAL AND PROPRIETARY 3		↓ ↓ ▷
Workspace 'Lab 10	Attach to Running Ta	15	HICH IS THE PROPERTY OF your		
Project 'Lab		-	-		
📕 🖉 TopDesign	Toggle Breakpoint	F9			
	New <u>B</u> reakpoint	•	lude <device.h></device.h>		
Header File header File	Delete All Breakpoints	Ctrl+Shift+F9			
E Source File	Enable All Breakpoint	S	l main()		
ic main.c	ents	16	unsigned char i = 1;	// variable i	
Generated_Sour	ce 🗖	17	unsigned char j = 50;	// variable j	
È. È. PS₀C5	Results	18			
⊡- 🧰 cy_boot]] cm3g	ice ld	19	for(;;)		
	RealView.scat	20 -	Pin 1 Write(i);	<pre>// write the value to Pin 1</pre>	
- Cm3		22	CyDelay(j);	// delay in milliseconds	
·	ootAsmGnu.s	23	i ^= 1;	<pre>// toggle the value to write to Pin_1</pre>	
CyDr		24 - 25 - 3	}		
⊡ hÌ CyDr ⊡ cÌ CyFI		26			
- h CyFI		27 🖂 /*	[] END OF FILE */		
- CyLi		28			
🖻 CyLi					P
CyLi		Output	_		▼ ¹
<u>h</u> ìcypir <u>c</u> ìCySp		Show output from			
- h CySp			-	<pre>mcpu=cortex-m3" "-mthumb" "-T" ".\cm3gcc.pld" "-g - Overview and Design Flow/Solution/Lab 101 - My</pre>	
🖻 cytyr		-	2006 of 262144 bytes (0.8 %)		FILSE DIGICAL I
C cyuti	s.c		152 of 65536 bytes (0.2 %).		
⊡ Pin_1	10		Bulla Succeedea		
- h Pin					
	1_aliases.h → △				Þ
	• ~	Output Notice List			
ady				Ln 1 Col 1 INS 0 Errors	0 Warnings 0 Notes

Step 11: Debug

