Today’s Outline

- Shared memory programming
- Dynamic load balancing and work Qs
  > Jacobi
  > TSP
- Ultracomputer/RP3 discussion
  > Shared memory machines
- Wait-free synchronization
- How do caches change things
- Software coherence

Discuss paper on
Ultracomputer
Ultracomputer Design

Discuss

- Indirect network - Omega network (details later in course)
- Shared memory machine
- Communication/synchronization through shared memory
- Hardwared routing of memory requests
- No latency hiding - wait for memory request
- What were the big ideas?

Concept built as IBM RP3 machine (we will see this later)

Pure Shared Memory

So, getting a work item is not so cheap after all, is it? Any ideas?

Coarse grain parallelism (versus fine grain parallelism): Get a block of 4 or 16 or more indices each time to amortize the overhead of locking

Comment: Index i is like an implicit work Q
Jacobi
Let’s Try Same Basic Concept

Shared Memory

Getwork() grabs an index to a row (e.g.)
Needs synchronization as before
Perform loads and stores on shared array
Does this work? Or, is result different from the msg version
Behavior is different from message passing version 'cos updates are in “in-place” (others “see” my updates). But still ok in terms of physics (we will discuss alternate way next)
OK, so finish row. Then try to grab another index, until index reaches MAXINDEX
Or, to do more iterations of jacobi, index can roll over to 0

Double Buffering Idea
A Common Trick in Shared Memory Programming

Shared Memory

Getwork() grabs an index to a row
Needs synchronization as before
Perform loads on shared array A and store into shared array B
Finish assigned row. Then try to grab another index, until index reaches MAXINDEX. Iteration is now complete
In the next iteration, we will read from B and write into A
But, how do I know I can start the next iteration?
Barrier. If a processor sees i to be MAXINDEX, it enters barrier
Also, need some care in resetting i
Load Balancing

Both our examples (adding vectors and jacobi) used dynamic load balancing

- Each processor dynamically asked for a new piece of work (index) when it was done with its previous piece
- Incrementing a simple index to obtain work is simple and powerful
- A variant can be used even when the chunks of work are more complex; e.g., TSP

We can also use static load balancing where the programmer pre-assigns given index ranges to each processor

Recall Dynamic Load Balancing in Message Passing for TSP

Starting from a given city, enumerate all partial paths of length N

Each worker core is passed one of these partial paths and fleshes it out (bound updated as new bounds are found)
Then, workers call Getwork(), which accesses work Q and returns a work item; workers look for tours, updating bound as usual.

Starting from a given city, one feeder process can enumerate all partial paths of length L and put them on work Q (SPMD?)

Then, workers call Getwork(), which accesses work Q and returns a work item; workers look for tours, updating bound as usual.

**Work Qs**

Single work Q with sequential static work creation - can use simple index with atomic increment for gets

Atomic:

\[ i = i + 1 \]

Single work Q with dynamic work creation - need atomic puts and gets

System throughput often limited by work Q throughput

Discuss ideas for clever work Qs:

Work stealing, work distribution, hybrid stealing/distribution, hierarchy, smart Qs, locality

(Talk to Eastep about Smart Work Qs!!)
Synchronization in Shared Memory

We have seen many examples

- **Barrier**
  - Everyone done with given step?

- **Locks**
  - Mutual exclusion
  - Increment index (work item)
  - Update counter (global bound)
  - Atomically access work Q

In many cases the critical section was short, e.g., increment index in `getwork`

Locks seem like a wasteful approach for such short computations

```c
int getwork()
{
    while (T&S(L) == 1); /* get lock */
    i = i + 1; /* increment index */
    L = 0; /* release lock */
    return(i);
}
```
Locks are Expensive
Serialization Bottleneck

```
int getwork()
{
    while (T&S(L) == 1) {}; /* get lock */
    i = i + 1; /* increment index */
    L = 0; /* release lock */
    return(i);
}
```

"increment i" throughput limits throughput of the system
Worse, imagine if the lock holder takes a coffee break!

Can we do better?

Concept of Wait-Free Synchronization

```
int getwork()
{
    i = F&A(i,1);
    return(i);
}
```

Wiki Fetch-and-Add:
```
function FetchAndAdd(address location)
{
    int value := *location
    *location := value + 1
    return value
}
```

Atomic:
i=i+1
Happens at memory (e.g., in memory controller)
Concept of Wait-Free Synchronization

int getwork()
{
    i = F&A(i,1);
    return(i);
}

F&A ops queue up in the network or in the memory controller and are handled quickly as they arrive.

F&A Minimizes Serialization
Wait-Free Synchronization

Others locked out briefly!

getwork  
return

Write i+1

int getwork()
{
    i = F&A(i,1);
    return(i);
}

“increment i” is fast, so improves throughput of the system.

Coffee break by a process only hurts that process.

Many other such ops possible: F&Aor etc.
F&A Minimizes Serialization
Exploits more parallelism

```
int getwork()
{
    i = F&A(i,1);
    return(i);
}
```

"increment i" is fast, so improves throughput of the system.

We will look at more fun stuff with F&A and relatives (e.g., cmp&swap) and their cool implementations later in the course.

Back to Shared Memory Jacobi

Lots of repeat accesses of data
Lots of communication over the network

And very energy inefficient
Pure Shared Memory

32-bit energy costs in 40nm

DRAM read: ~1000pJ

Send 1mm distance: ~10pJ

Add: ~1pJ

Register read: ~1pJ

Ideas?

Caches!

Cache read (small L1): ~10pJ

What were the big ideas?

- Indirect network - Omega network (details later in course)
- Shared memory machine with caches
- Each memory module placed physically close to processors
- Communication/synchronization through shared memory
- Hardware routing of memory requests
- SPMD FORTRAN programming (single program multiple data)
- No latency hiding - wait for memory request
- More complex hardware
- I could not find a picture of the RP3
Caches – the good, the bad and the ugly

Jacobi Example

Shared Memory

Caches exploit spatial locality here (fetch cache line)
Temporal locality too (discuss)
Network traffic dramatically reduced! Lower energy too

Finish row. As before, use barrier to start next iteration

But is the barrier enough?

Cache coherence problem! What do we do?
Maintaining coherence in manycores

**Major approaches**

- **User-software managed coherence**
  - RP3
  - Beehive
- **System-software managed coherence**
- **Hardware managed coherence** (later in the course)

**User-software managed coherence in manycores**

Typically yields weak coherence

*i.e. Coherence at sync points (or fence pts)*

**E.g.: When using locks for shared object accesses**

**Code:**

```
shared vars

foo1
foo2
foo3
foo4

GET_foo_LOCK

/* MUNGE WITH foos */
foo1 = X = foo2
foo3 = .

RELEASE_foo_LOCK
```

How do you make this work?
User Software Coherence

- Need a "memory fence" (wait till all flushed local values are reflected in global store)... next
- Can you cache the lock?
- Must be conservative; when in doubt, flush
- Lose some locality
- But, can exploit application characteristics to allow some inconsistency
  - E.g. TSP - bound does not have to be accurate
  - Chaotic relaxation

...the ugly

To be continued...