```
Plans:
 shared-memory TSP scalability on Beehive
 Case study: AMD CC shared memory
 Case study: Linux scalability
BEEHIVE
Scalability challanges for shared-memory TSP on Beehive
 work distribution
   master?
   enough jobs
 bound
   when to invalidate?
Graphs
 speedup
 performance
 notice speedups are getting less good, but performance is improving!
Optimizations:
Master-less parallelization -OR- two-phase where master becomes a
worker when it finishes
Eliminate redundant permutations of inner cities in a tour prefix to
prune search space (only the permutation with the shortest path can be
the best path)
Seed the min bound by first running a TSP approximation algorithm
(e.g. Greedy TSP)
Expanding partial tours according to the greedy heuristic (ordered
by path cost)
Use a distributed work queue
Optimize the frequency of bound updates (e.g. update frequently in
the beginning then more slowly as time goes on)
Bit vector implementation of present function
CASE STUDY: AMD CACHE COHERENCE
 AMD slides
 topology of the machine in the paper (3 Hyperlinks per core):
```

DRAM -1 -- 3 -- 5

DRAM -2 -- 4 -- 6

CASE STUDY: Linux

OSDI slides

Big parallel program

| x |



# Blade Computing with the AMD Opteron™ Processor ("Magny-Cours")

Pat Conway (Presenter)
Nathan Kalyanasundharam
Gregg Donley
Kevin Lepak
Bill Hughes





#### **Agenda**

#### **Processor Architecture**

- AMD driving the x86 64-bit processor evolution
- Driving forces behind the Twelve-Core AMD Opteron<sup>™</sup> processor codenamed "Magny-Cours"
- CPU silicon
- MCM 2.0 package, speeds and feeds

#### Performance and scalability

- 2P/4P blade and rack topologies
- HyperTransport<sup>™</sup> technology HT Assist design
  - Cache coherence protocol
  - Transaction scenarios and frequencies
  - Coverage ratio
  - Memory latency and bandwidth

#### A look ahead





#### x86 64-bit Architecture Evolution


	2003	2003 2005 2007 2008 20		2009	2010		
	AMD Opteron™	AMD Opteron™	"Barcelona"	"Shanghai"	"Istanbul"	"Magny-Cours"	
Mfg. Process	90nm SOI	90nm SOI	65nm SOI	45nm SOI	45nm SOI	45nm SOI	
CPU Core	K8 □	K8 ■ ■	Greyhound	Greyhound+	Greyhound+	Greyhound+	
L2/L3	1MB/0	1MB/0	512kB/2MB	512kB/6MB	512kB/6MB	512kB/12MB	
Hyper Transport™ Technology	3x 1.6GT/.s	3x 1.6GT/.s	3x 2GT/s	3x 4.0GT/s	3x 4.8GT/s	4x 6.4GT/s	
Memory	2x DDR1 300	2x DDR1 400	2x DDR2 667	2x DDR2 800	2x DDR2 1066	4x DDR3 1333	

#### Max Power Budget Remains Consistent





#### **Dramatic Back-to-back Gains**



# "Shanghai" to "Istanbul" delivers 34% more performance in the same power envelope

\* "Magny-Cours" and Future silicon data is based on AMD projections





#### **Driving Forces Behind "Magny-Cours"**

Serv	ver	
Thr	ough	put

- Exploit thread level parallelism
- Leverage Directly Connected MCM 2.0

- Maximize compute density in 2P/4P blades and racks
- Virtualization Run more VMs per server
  - Provide hardware context (thread) based QOS

#### **Energy Proportional** Computing

- More performance, same power envelope
- Power conservation when idle


#### **Economics**

- Design efficiency "Magny-Cours" silicon same as "Istanbul"
  - Can help speed qualification times and customers' time to market
- Reasonable die size permits 2 die per reticle (Yield ↑ Manufacturing Cost ↓)
  - Yield improvements can help ensure supply chain stability
  - Manufacturing cost savings ultimately benefit customers






#### "Magny-Cours" Silicon








#### MCM 2.0 Logical View








#### **Topologies**










#### **Block Diagram**







HyperTransport™ Technology HT Assist (Probe Filter)


Key enabling technology on "Istanbul" and "Magny-Cours"

HT Assist is a sparse directory cache

- Associated with the memory controller on the home node
- Tracks all lines cached in the system from the home node

Eliminates most probe broadcasts (see diagram)

- Lowers latency
  - local accesses get local DRAM latency, no need to wait for probe responses
  - less queuing delay due to lower HT traffic overhead
- Increases system bandwidth by reducing probe traffic








#### Where Do We Put the HT Assist Probe Filter?

Q: Where do we store probe filter entries without adding a large on-chip probe filter RAM which is not used in a 1P desktop system?

A: Steal 1MB of 6MB L3 cache per die in "Magny-Cours"

systems



Implementation in fast SRAM (L3) minimizes


- Access latency
- Port occupancy of read-modify-write operations
- Indirection latency for cache-to-cache transfers





#### Format of a Probe Filter Entry

- 16 probe filter entries per L3 cache line (64B), 4B per entry, 4-way set associative
- 1MB of a 6MB L3 cache per die holds 256k probe filter entries and covers 16MB of cache







#### **Cache Coherence Protocol**

- Track lines in M, E, O or S state in probe filter
- PF is fully inclusive of all cached data in system
  - if a line is cached, then a PF entry must exist.
- Presence of probe filter entry says line in M, E, O or S state



- Absence of probe filter entry says line is uncached
- New messages
  - Directed probe on probe filter hit
  - Replacement notification E ->I (clean VicBlk)





#### **Probe Filter Transaction Scenarios**

	PF Hit					PF Miss (*)				
	I	0	S	<b>S</b> 1	EM	I	0	S	<b>S</b> 1	EM
FETCH	-	D	-	-	D	-	В	В	DI	DI
LOAD	-	D	-	-	D	-	В	В	DI	DI
STORE	-	В	В	В	DI	-	В	В	DI	DI

Legend	-	Filtered	"Effective"
	D	Directed	
	DI	Directed Invalidate	
	В	Broadcast Invalidate	"Ineffective"


(\*) PF miss implies line is Uncached (no broadcast necessary). State refers to the state of the line to be replaced upon allocation of new PF entry.

## Traditional "Cache Hit Ratio" does not measure effectiveness of probe filter





#### **Probe Filter Coverage Ratio**







#### **HT Assist and Memory Latency**

With "old" broadcast coherence protocol, the latency of a memory access is the longer of 2 paths:

- time it takes to return data from DRAM and
- the time it takes to probe all caches

With HT Assist, <u>local memory latency</u> is significantly reduced as it is not necessary to probe caches on other nodes.

Several server workloads naturally have ~100% local accesses

- SPECint®, SPECfp®
- VMMARK<sup>TM</sup> typically run with 1 VM per core
- SPECpower\_ssj® with 1 JVM per core
- STREAM

Probe Filter amplifies benefit of any NUMA optimizations in OS/application which <u>make memory accesses local</u>

SPEC, SPECint, SPECfp, and SPECpower\_ssj are trademarks or registered trademarks of the Standard Performance Evaluation Corporation.

#### A Look Ahead

Socket compatible upgrade to "Magny-Cours" is planned with

- More cores for additional thread-level paralleism
- More cache to maintain cache-per-core balance
- Same power envelope
- Finer grain power management

New processor core ("Bulldozer")

- Planned brand new x86 64-bit microarchitecture
- 32nm design
- Instruction set extensions
- Higher memory level parallelism





### Thank you!





#### **Disclaimer & Attribution**

#### **DISCLAIMER**

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **ATTRIBUTION**

© 2009 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD Opteron, and combinations thereof are trademarks of Advanced Micro Devices, Inc. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium. Other names are for informational purposes only and may be trademarks of their respective owners.

SPEC, SPECint, SPECfp, and SPECpower\_ssj are trademarks or registered trademarks of the Standard Performance Evaluation Corporation.







# An Analysis of Linux Scalability to Many Cores

Silas Boyd-Wickizer, Austin T. Clements, Yandong Mao, Aleksey Pesterev, M. Frans Kaashoek, Robert Morris, and Nickolai Zeldovich

MIT CSAIL

# What is scalability?

- Application does N times as much work on N cores as it could on 1 core
- Scalability may be limited by Amdahl's Law:
  - Locks, shared data structures, ...
  - Shared hardware (DRAM, NIC, ...)

# Why look at the OS kernel?

- Many applications spend time in the kernel
  - E.g. On a uniprocessor, the Exim mail server spends 70% in kernel
- These applications should scale with more cores
- If OS kernel doesn't scale, apps won't scale

# Speculation about kernel scalability

- Several kernel scalability studies indicate existing kernels don't scale well
- Speculation that fixing them is hard
- New OS kernel designs:
  - Corey, Barrelfish, fos, Tessellation, ...

- How serious are the scaling problems?
- How hard is it to fix them?
- Hard to answer in general, but we shed some light on the answer by analyzing Linux scalability

# Analyzing scalability of Linux

- Use a off-the-shelf 48-core x86 machine
- Run a recent version of Linux
  - Used a lot, competitive baseline scalability
- Scale a set of applications
  - Parallel implementation
  - System intensive

### Contributions

- Analysis of Linux scalability for 7 real apps.
  - Stock Linux limits scalability
  - Analysis of bottlenecks
- Fixes: 3002 lines of code, 16 patches
  - Most fixes improve scalability of multiple apps.
  - Remaining bottlenecks in HW or app
  - Result: no kernel problems up to 48 cores

- Run application
  - Use in-memory file system to avoid disk bottleneck
- Find bottlenecks
- Fix bottlenecks, re-run application

- Run application
  - Use in-memory file system to avoid disk bottleneck
  - Find bottlenecks
  - Fix bottlenecks, re-run application

- Run application
  - Use in-memory file system to avoid disk bottleneck
- Find bottlenecks
  - Fix bottlenecks, re-run application


- Run application
  - Use in-memory file system to avoid disk bottleneck
- Find bottlenecks
- Fix bottlenecks, re-run application

- Run application
  - Use in-memory file system to avoid disk bottleneck
  - Find bottlenecks
  - Fix bottlenecks, re-run application


- Run application
  - Use in-memory file system to avoid disk bottleneck
- Find bottlenecks
- Fix bottlenecks, re-run application

### Off-the-shelf 48-core server

• 6 core x 8 chip AMD




# Poor scaling on stock Linux kernel




Y-axis: (throughput with 48 cores) / (throughput with one core)


# Exim on stock Linux: collapse



#### Exim on stock Linux: collapse



#### Exim on stock Linux: collapse



### Oprofile shows an obvious problem

40 cores: 10000 msg/sec	samples 2616 2329 2197 1488 1348 1182 966	% 7.3522 6.5456 6.1746 4.1820 3.7885 3.3220 2.7149	app name vmlinux vmlinux vmlinux vmlinux vmlinux vmlinux vmlinux	<pre>symbol name radix_tree_lookup_slot unmap_vmas filemap_faultdo_fault copy_page_c unlock_page page_fault</pre>
48 cores: 4000 msg/sec	samples 13515 2002 1661 1497 1026 914 896	% 34.8657 5.1647 4.2850 3.8619 2.6469 2.3579 2.3115	app name vmlinux vmlinux vmlinux vmlinux vmlinux vmlinux vmlinux	<pre>symbol name lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmasdo_fault atomic_dec unlock_page</pre>

### Oprofile shows an obvious problem

	samples	%	app name	symbol name
40 cores:	2616	7.3522	vmlinux	<pre>radix_tree_lookup_slot</pre>
	2329	6.5456	vmlinux	unmap_vmas
	2197	6.1746	vmlinux	filemap_fault
10000 msg/sec	1488	4.1820	vmlinux	do_fault
	1348	3.7885	vmlinux	copy_page_c
	1182	3.3220	vmlinux	unlock_page
	966	2.7149	vmlinux	page_fault
	samples	%	app name	symbol name
	13515	34.8657	vmlinux	lookup_mnt
19 coroc:	2002	5.1647	vmlinux	<pre>radix_tree_lookup_slot</pre>
48 cores: 4000 msg/sec	1661	4.2850	vmlinux	filemap_fault
	1497	3.8619	vmlinux	unmap_vmas
	1000	0 0400	7 :	J. £] +
	1026	2.6469	vmlinux	do_fault
	914	2.6469	vmlinux vmlinux	do_raurt atomic_dec

### Oprofile shows an obvious problem

			1	
	samples	%	app name	symbol name
40 cores:	2616	7.3522	vmlinux	radix_tree_lookup_slot
	2329	6.5456	vmlinux	unmap_vmas
	2197	6.1746	vmlinux	filemap_fault
10000 msg/sec	1488	4.1820	vmlinux	do_fault
	1348	3.7885	vmlinux	copy_page_c
	1182	3.3220	vmlinux	unlock_page
	966	2.7149	vmlinux	page_fault
	samples	%	app name	symbol name
	samples 13515	% 34.8657	app name vmlinux	symbol name lookup_mnt
40 ooroo				· ·
48 cores:	13515	34.8657	vmlinux	lookup_mnt
48 cores: 4000 msg/sec	13515 2002	34.8657 5.1647	vmlinux vmlinux	<pre>lookup_mnt radix_tree_lookup_slot</pre>
	13515 2002 1661	34.8657 5.1647 4.2850	vmlinux vmlinux vmlinux	<pre>lookup_mnt radix_tree_lookup_slot filemap_fault</pre>
	13515 2002 1661 1497	34.8657 5.1647 4.2850 3.8619	vmlinux vmlinux vmlinux vmlinux	<pre>lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmas</pre>
	13515 2002 1661 1497 1026	34.8657 5.1647 4.2850 3.8619 2.6469	vmlinux vmlinux vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmasdo_fault

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
```

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
```

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
Critical section is short. Why does
it cause a scalability bottleneck?
```


sys\_open eventually calls:

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
Critical section is short. Why does it cause a scalability bottleneck?
```

 spin\_lock and spin\_unlock use many more cycles than the critical section


```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```



```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}


struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```



```
void spin_unlock(spinlock_t *lock)
void spin_lock(spinlock_t *lock)
   t = atomic inc(lock->next ticket);
                                             lock->current ticket++;
    while (t != lock->current_ticket)
                                         }
          /* Spin */
                                         struct spinlock_t {
                                             int current_ticket;
                                             int next_ticket;
                   500 – 4000 cycles!!
```


```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```



```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}


struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```



```
void spin_lock(spinlock_t *lock)
                                           void spin_unlock(spinlock_t *lock)
    t = atomic inc(lock->next ticket);
                                               lock->current ticket++;
    while (t != lock->current_ticket)
                                           }
           /* Spin */
                                           struct spinlock_t {
                                               int current ticket;
                                               int next ticket;
                           Previous lock holder notifies
                              next lock holder after
                             sending out N/2 replies
```


```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```



```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```



```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
```

- Well known problem, many solutions
  - Use scalable locks [MCS 91]
  - Use message passing [Baumann 09]
  - Avoid locks in the common case

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    if ((mnt = hash_get(percore_mnts[cpu()), path)))
        return mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    hash_put(percore_mnts[cpu()]) path, mnt);
    return mnt;
}
```


```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    if ((mnt = hash_get(percore_mnts[cpu()], path)))
        return mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    hash_put(percore_mnts[cpu()], path, mnt);
    return mnt;
}
```

- Common case: cores access per-core tables
- Modify mount table: invalidate per-core tables


```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    if ((mnt = hash_get(percore_mnts[cpu()], path)))
        return mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    hash_put(percore_mnts[cpu()], path, mnt);
    return mnt;
}
```

- Common case: cores access per-core tables
- Modify mount table: invalidate per-core tables

### Per-core lookup: scalability is better



### Per-core lookup: scalability is better



	samples	%	app name	symbol name
	3319	5.4462	vmlinux	radix_tree_lookup_slot
32 cores:	3119	5.2462	vmlinux	unmap_vmas
	1966	3.3069	vmlinux	filemap_fault
10041 msg/sec	1950	3.2800	vmlinux	page_fault
	1627	2.7367	vmlinux	unlock_page
	1626	2.7350	vmlinux	clear_page_c
	1578	2.6542	vmlinux	kmem_cache_free
			1	
	samples	%	app name	symbol name
	samples 4207	% 5.3145	app name vmlinux	<pre>symbol name radix_tree_lookup_slot</pre>
49 coros:	-			
48 cores: 11705 msg/sec	4207	5.3145	vmlinux	radix_tree_lookup_slot
48 cores: 11705 msg/sec	4207 4191	5.3145 5.2943	vmlinux vmlinux	radix_tree_lookup_slot unmap_vmas
	4207 4191 2632	5.3145 5.2943 3.3249	vmlinux vmlinux vmlinux	<pre>radix_tree_lookup_slot unmap_vmas page_fault</pre>
	4207 4191 2632 2525	5.3145 5.2943 3.3249 3.1897	vmlinux vmlinux vmlinux vmlinux	<pre>radix_tree_lookup_slot unmap_vmas page_fault filemap_fault</pre>

• Functions execute more slowly on 48 cores

	samples	%	app name	symbol name
	3319	5.4462	vmlinux	<pre>radix_tree_lookup_slot</pre>
	3119	5.2462	vmlinux	unmap_vmas
32 cores:	1966	3.3069	vmlinux	filemap_fault
10041 msg/sec	1950	3.2800	vmlinux	page_fault
	1627	2.7367	vmlinux	unlock_page
	1626	2.7350	vmlinux	clear_page_c
	1578	2.6542	vmlinux	kmem_cache_free
			1	
	samples	%	app name	symbol name
	samples 4207	% 5.3145	app name vmlinux	<pre>symbol name radix_tree_lookup_slot</pre>
49 ooroo:	-			v
48 cores:	4207	5.3145	vmlinux	radix_tree_lookup_slot
48 cores: 11705 msg/sec	4207 4191	5.3145 5.2943	vmlinux vmlinux	radix_tree_lookup_slot unmap_vmas
	4207 4191 2632	5.3145 5.2943 3.3249	vmlinux vmlinux vmlinux	<pre>radix_tree_lookup_slot unmap_vmas page_fault</pre>
	4207 4191 2632 2525	5.3145 5.2943 3.3249 3.1897	vmlinux vmlinux vmlinux vmlinux	<pre>radix_tree_lookup_slot unmap_vmas page_fault filemap_fault</pre>
	4207 4191 2632 2525 2210	5.3145 5.2943 3.3249 3.1897 2.7918	vmlinux vmlinux vmlinux vmlinux vmlinux vmlinux	<pre>radix_tree_lookup_slot unmap_vmas page_fault filemap_fault clear_page_c</pre>

Functions execute more slowly on 48 cores

	samples	%	app name	symbol name
	3319	5.4462	vmlinux	radix_tree_lookup_slot
	3119	5.2462	vmlinux	unmap_vmas
32 cores:	1966	3.3069	vmlinux	filemap_fault
10041 msg/sec	1950	3.2800	vmlinux	page_fault
	1627	2.7367	vmlinux	unlock_page
	1626	2.7350	vmlinux	clear_page_c
	1578	2.6542	vmlinux	kmem_cache_free
	samples	%	app name	symbol name
	4207	5.3145	vmlinux	radix_tree_lookup_slot
48 cores:	4191	5.2943	vmlinux	unmap_vmas
11705 msg/sec	2632	3.3249	vmlinux	page_fault
11700 mograda	2525	3.1897	vmlinux	filemap_fault
	2210	2.7918	vmlinux	clear_page_c
	2131	2.6920	vmlinux	kmem_cache_free
	2000	2.5265	vmlinux	dput

Functions execute more slowly on 48 cores

	-	0/		
	samples	%	app name	symbol name
	3319	5.4462	vmlinux	<pre>radix_tree_lookup_slot</pre>
	3119	5.2462	vmlinux	unmap_vmas
32 cores:	1966	3.3069	vmlinux	filemap_fault
10041 msg/sec	1950	3.2800	vmlinux	page_fault
	1627	2.7367	vmlinux	unlock_page
	1626	2.7350	vmlinux	clear_page_c
	1578	2.6542	vmlinux	kmem_cache_free
	samples	%	app name	symbol name
	4207	5.3145	vmlinux	radix tree lookup slot
40 ooros:	4191	5.2943	vmlinux	dput is causing other
48 cores: 11705 msg/sec	2632	3.3249	vmlinux	functions to slow down
11705 msg/sec	2525	3.1897	vmlinux	<u></u>
	2210	2.7918	vmlinux	_page_c
	2131	2.6920	vmlinux	kma cache_free
	2000	2.5265	vmlinux	dput

Functions execute more slowly on 48 cores

#### Bottleneck: reference counting

- Ref count indicates if kernel can free object
  - File name cache (dentry), physical pages, ...

```
void dput(struct dentry *dentry)
{
    if (!atomic_dec_and_test(&dentry->ref))
        return;
    dentry_free(dentry);
}
```

#### Bottleneck: reference counting

- Ref count indicates if kernel can free object
  - File name cache (dentry), physical pages, ...

```
void dput(struct dentry *dentry)
{
    if (!atomic_dec_and_test(&dentry->ref))
        return;
    dentry_free(dentry);
}
A single atomic instruction limits scalability?!
```

#### Bottleneck: reference counting

- Ref count indicates if kernel can free object
  - File name cache (dentry), physical pages, ...


```
void dput(struct dentry *dentry)
{
    if (!atomic_dec_and_test(&dentry->ref))
        return;
    dentry_free(dentry);
}
A single atomic instruction limits scalability?!
```

- Reading the reference count is slow
- Reading the reference count delays memory operations from other cores


- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references

- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references







- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references




- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references




- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references






- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references




- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references




- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references






- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references




- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references





- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references







- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references







- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references






- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references






- Observation: kernel rarely needs true value of ref count
  - Each core holds a few "spare" references




#### Properties of sloppy counters

- Simple to start using:
  - Change data structure
  - atomic\_inc → sloppy\_inc
- Scale well: no cache misses in common case
- Memory usage: O(N) space
- Related to: SNZI [Ellen 07] and distributed counters [Appavoo 07]

#### Sloppy counters: more scalability



#### Sloppy counters: more scalability



# Summary of changes


	memcached	Apache	Exim	PostgreSQL	gmake	Psearchy	Metis
Mount tables		X	X				
Open file table		X	X				
Sloppy counters	X	X	X				
inode allocation	X	X					
Lock-free dentry lookup		X	X				
Super pages							X
DMA buffer allocation	X	X					
Network stack false sharing	X	X		X			
Parallel accept		X					
Application modifications				X		X	X

- 3002 lines of changes to the kernel
- 60 lines of changes to the applications

#### Handful of known techniques [Cantrill 08]

- Lock-free algorithms
- Per-core data structures
- Fine-grained locking
- Cache-alignment
- Sloppy counters

## Better scaling with our modifications



Y-axis: (throughput with 48 cores) / (throughput with one core)

Most of the scalability is due to the Linux community's efforts

#### Current bottlenecks

<b>Application</b>	Bottleneck
memcached	HW: transmit queues on NIC
Apache	HW: receive queues on NIC
Exim	App: contention on spool directories
gmake	App: serial stages and stragglers
PostgreSQL	App: spin lock
Psearchy	HW: cache capacity
Metis	HW: DRAM throughput

- Kernel code is not the bottleneck
- Further kernel changes might help apps. or hw

#### Limitations

- Results limited to 48 cores and small set of applications
- In-memory FS instead of disk
- 48-core AMD machine ≠ single 48-core chip

#### What about on N cores?

- Looming problems
  - fork/virtual memory book-keeping
  - Page allocator
  - File system
  - Concurrent modifications to address space
- Can we fix with small changes?
  - We don't know
- Future work: study Linux at the level of cache lines shared

#### Related work

- Linux and Solaris scalability studies [Yan 09,10] [Veal 07] [Tseng 07] [Jia 08] ...
- Scalable multiprocessor Unix variants
  - Flash, IBM, SGI, Sun, ...
  - 100s of CPUs
- Linux scalability improvements
  - RCU, NUMA awareness, ...
- Our contribution:
  - In-depth analysis of kernel intensive applications

#### Conclusion

- Linux has scalability problems
- They are easy to fix or avoid up to 48 cores

http://pdos.csail.mit.edu/mosbench