A 1-V CMOS Current Reference With Temperature and Process Compensation

Abdelhalim Bendali, Member, IEEE, and Yves Audet, Member, IEEE

Abstract—A 1-V current reference fabricated in a standard CMOS process is described. Temperature compensation is achieved from a bandgap reference core using a transimpedance amplifier in order to generate an intermediate voltage reference, $V_{\rm REF}$. This voltage applied to the gate of a carefully sized nMOS output transistor provides a reference drain current, $I_{\rm REF}$, nearly independent of temperature by mutual compensation of mobility and threshold voltage variations. The circuit topology allows for compensation of threshold voltage variation due to process parameters as well. The current reference has been fabricated in a standard 0.18- μ m CMOS process. Results from nineteen samples measured over a temperature range of 0 °C to 100 °C, showed values of $I_{\rm REF}$ of 144.3 μ A \pm 7% and $V_{\rm REF}$ of 610.9 mV \pm 2% due to the combined effect of temperature and process variations.

Index Terms—CMOS, current reference, low voltage, process and temperature compensation, transimpedance amplifier.

I. INTRODUCTION

CURRENT references play an important role in analog and mixed-signal systems. They are a key component in analog to digital and digital to analog converters and they are also found in numerous analog circuits such as operational amplifiers (OAs), filters and monolithic sensors. As more of these systems are used remotely, the demand for low power, low voltage references increases while conventional bandgap architectures require a supply voltage higher than 1.25 V [1]. Meanwhile, the cost per function offered by sub-micron CMOS processes continues to decrease which challenges designers to conceive circuits using those technologies while matching the performances of more mature processes.

Recent works demonstrated the difficulty to obtain current references fabricated in CMOS processes having an output current independent of process variations. In [2], from a circuit using native MOS transistor and a trimmable n-well resistor chain, a temperature variation coefficient (TC) of 368 ppm/°C was obtained. Circuits employing p-i-n diodes [3] and MOS-FETs operating in week and moderate inversions [4] showed an output current variation of $\pm 5\%$ and $\pm 10\%$, respectively, due to temperature and process parameter drifts. In [5], a current reference showing a TC of 50 ppm/°C was measured, however, no result on process variation was reported. Since the reference current was a function of the absolute value of a resistor and

The authors are with the Department of Electrical Engineering, École Polytechnique de Montreal, Montreal, QC H3C 3A7, Canada (yves.audet@polymtl. ca).

Digital Object Identifier 10.1109/TCSI.2007.900176

of the base-emitter voltage of a p-n-p transistor, minimum chip to chip variation of the output current could be in the vicinity of $\pm 10\%$. Finally, [6] reported on a current reference having a combined temperature and process variations of $\pm 5\%$ obtained on a circuit fabricated in a 0.15- μ m CMOS process.

This paper describes a CMOS current reference based on a low supply bandgap voltage reference (BGR) in order to provide a temperature compensated voltage. The temperature compensated current is obtained by applying the BGR's output voltage to an nMOS output transistor. Proper sizing of the output transistor allows the device to operate in the vicinity of the zero TC (ZTC) point [7]. At this point, mutual compensation of threshold voltage and mobility variations, due to temperature, is producing an output current reference nearly independent of temperature. In addition, good matching of the output transistor with key transistors of the BGR provides a process compensation scheme for the current reference. This paper is organized as follows: in Section II, the basic principle of the process parameter compensation scheme is described and the theory of the ZTC bias point is reviewed. Since the architecture of BGR is intertwined with the temperature compensation scheme, Section III presents the theory of operation of the BGR and its circuit architecture. In Section IV, measurements of the voltage and current reference performed on nineteen samples under three different temperatures are compared with measured ZTC operating points of the output transistor. Finally, Section V summarizes the main contributions of this paper.

II. PROCESS PARAMETER COMPENSATION AND ZTC BIAS POINT

A. Process Parameter Compensation

Since current references require high output impedances, the output current is inevitably generated at the drain of a transistor as shown in the simple scenario in Fig. 1. In this case, the inter-die variation of the output current, $I_{\rm REF}$, depends mainly on the accuracy of its gate–source voltage, equals to $V_{\rm REF}$, and the reproducibility of the threshold voltage, $V_{\rm TH4}$, of transistor M_4 , according to the equation of the drain current in the saturation region

$$I_{\rm REF} = \frac{\mu_n C_{\rm ox}}{2} \frac{W_4}{L_4} (V_{\rm REF} - V_{\rm TH4})^2.$$
(1)

Assuming an hypothetical case were V_{REF} is identical on every die, I_{REF} would still experience a large variation due to the V_{TH4} voltage shift that could reach $\pm 100 \text{ mV}$ according to the

Manuscript received November 9, 2005; revised June 26, 2006. This work was supported by the Natural Sciences and Engineering Research Council of Canada and the Canadian Microelectronic Corporation. This paper was recommended by Associate Editor T. S. Lande.



Fig. 1. Simple circuit to generate a current reference.

SPICE model file of the 0.18- μ m CMOS process used to design this circuit. From the total derivative of expression (1)

$$\frac{dI_{\text{REF}}}{I_{\text{REF}}} = \frac{d(\mu_n C_{\text{ox}} W_4/L_4)}{\mu_n C_{\text{ox}} W_4/L_4} + 2\frac{(dV_{\text{REF}} - dV_{\text{TH4}})}{(V_{\text{REF}} - V_{\text{TH4}})}$$
(2)

the second term of relation (2) indicates that $dI_{\rm REF}/I_{\rm REF}$ is dependent on the difference in variations $dV_{\rm REF}$ and $dV_{\rm TH4}$. Hence, the influence of threshold voltage variations on $I_{\rm REF}$ could be largely reduced by applying a process sensitive voltage $V_{\rm REF}$, where its variation is positively correlated to the one of $V_{\rm TH4}$ in order to keep the term $(dV_{\rm REF} - dV_{\rm TH4})$ of (2) as small as possible. In these conditions, for a transistor M_4 conceived with a width W_4 and a length L_4 several times larger than the minimum size allowed by the technology $I_{\rm REF}$ would remain dependent only on shifts of the oxide capacitance $C_{\rm ox}$, and the mobility μ_n from their nominal values.

B. ZTC Bias Point

A temperature-independent I_{REF} is obtained by operating the output transistor M_4 at the ZTC bias point. The threshold voltage V_{TH4} and the mobility μ_n of M_4 are dependent on the temperature and can be approximated with the following relations [7]:

$$V_{\rm TH4}(T) = V_{\rm TH4}(T_0) + \alpha_{VT}(T - T_0)$$
(3)

where α_{VT} is a negative constant and T_0 is the reference temperature, and

$$\mu_n(T) = \mu_n(T_0) \left[\frac{T}{T_0}\right]^{\alpha_\mu} \tag{4}$$

where α_{μ} is also a negative constant. By inserting (3) and (4) in (1), the temperature dependence of I_{REF} becomes

$$I_{\text{REF}} = \frac{C_{\text{ox}}}{2} \frac{W_4}{L_4} \mu_n(T_0) \left[\frac{T}{T_0} \right]^{\alpha_\mu} \times \left(V_{\text{REF}} - [V_{\text{TH4}}(T_0) + \alpha_{VT}(T - T_0)] \right)^2.$$
(5)

For carefully sized nMOS transistors with channel doping concentration in the vicinity of 10^{15} to 10^{16} cm⁻³, the constant α_{μ} is close or equal to -2 [7]. In this condition, there is a gate–source voltage V_{REF} equals to

$$V_{\text{REF}} = V_{\text{ZTC}} = V_{\text{TH4}}(T_0) - \alpha_{VT}T_0 \tag{6}$$

where the output current I_{REF} becomes independent of the temperature

$$I_{\text{REF}} = I_{\text{ZTC}} = \frac{\mu_n(T_0)}{2} C_{\text{ox}} \left(\frac{W_4}{L_4}\right) (\alpha_{VT} T_0)^2.$$
(7)



Fig. 2. Measured transconductance characteristics of output transistor M_4 showing the ZTC operating region.

The transistor M_4 biased at $(I_{\rm ZTC}, V_{\rm ZTC})$, then presents a transconductance characteristic independent of the temperature. Fig. 2 shows the transconductance characteristics measured for five temperatures for the nMOS transistor M_4 fabricated in a 0.18- μ m CMOS process. The result indicates a ZTC point at $V_{\rm ZTC}$ of 595 mV and a $I_{\rm ZTC}$ of 139 μ A.

The proposed circuit has been designed to generate a process sensitive reference voltage, V_{REF} , in order to cancel inter-die shifts of V_{TH4} of the output transistor M_4 . In addition, by having a temperature compensated V_{REF} , such that transistor M_4 is biased at the ZTC operating point ($V_{\text{REF}} = V_{\text{ZTC}}$), a temperature-independent I_{REF} is produced. In the next section, the circuit employed to generate V_{REF} is presented.

III. PROPOSED CURRENT REFERENCE CIRCUIT

A. Temperature Compensated Voltage Reference Circuit

The basic principle of temperature compensation used for this circuit relies on the sum of two currents, one proportional to the absolute temperature (I_{PTAT}) and one conversely proportional to the absolute temperature (I_{CTAT}) . This principle is similar to the one previously employed in other circuits [1], [5], [8], [9], except that here, a different way to generate the current I_{CTAT} has been implemented. The circuit in Fig. 3 depicts this temperature compensation principle. Using basic calculations, the proper resistor ratio, R_1/R_2 , is calculated in order to obtain the drain current of transistors M_1 and M_2 , $I_{D1} = I_{D2} =$ $I_{\text{PTAT}} + I_{\text{CTAT}}$, independent of the temperature. To produce the current I_{PTAT} , the circuit requires that node A and B stay at the same voltage. In conventional voltage reference circuits, this requirement is fulfilled with an OA having its input directly connected to nodes A and B. However, in sub-1 V architecture, a problem arises as the input common-mode range of the amplifier must reach 850 mV-the forward biased base-emitter voltage of a bipolar transistor at -40° C [2]. Two solutions have been proposed which do not require native MOS transistors. One of them

Transconductance Characteristics of Transistor M4 (W/L = 24µm/1.2µm)



Fig. 3. Schematic diagram of proposed voltage reference generator.



Fig. 4. Schematic diagram of the TIA.

uses a resistor divider on the I_{CTAT} branch [8]. This solution, however, requires that dc level shifts be provided by bipolar transistors in order to increase the amplifier common-mode input range. The other solution that has inspired the circuit topology of this work is detailed in Fig. 3. It consists of a transimpedance differential amplifier (TIA) that forces the same current in the two I_{CTAT} branches, thus keeping nodes A and B at the same voltage. This scheme is inevitably strongly dependent on the temperature variation of the biasing voltages V_{inA} and V_{inB} at the input nodes in_A and in_B of the TIA. In [9] the authors present a way to eliminate the effect of V_{inA} and V_{inB} on the temperature compensated output voltage. However, in the proposed circuit, two major modifications have been made so that voltages V_{inA} and V_{inB} become part of the temperature compensation scheme. First, gates of the TIA's input transistors M_7 and M_8 (Fig. 4) are connected to the emitter node E_1 of the bipolar transistor Q_1 . The current I_{CTAT} flowing from the drain of M_2 to the source of M_7 is then equal to

$$I_{\text{CTAT}} = \frac{V_{EB2} - V_{\text{in}B}}{R_2} = \frac{V_{EB2} - (V_{SG7} + V_{EB1})}{R_2}.$$
 (8)

The circuit of the TIA employs wide-swing current mirrors in order to ensure sub-1 V operating voltages, as shown in Fig. 4. The second modification consists of connecting the TIA's output voltage $V_{\rm CTL}$ to the gate of transistors M_5 and M_6 of the TIA. In this case, since $V_{\rm CTL}$ controls the temperature compensated drain currents of M_1 , M_2 and M_3 , biasing currents of the input branches of the TIA, set by M_5 and M_6 , are also temperature compensated. Transistors M_7 and M_8 have their bulk connected to the source in order to eliminate the body effect and are composed of four transistors M_4 in parallel. In these conditions, M_7 and M_8 have their threshold voltages $V_{\rm TH7}(T)$ and $V_{\rm TH8}(T)$ equal to $V_{\rm TH4}(T)$.

The temperature-dependent relationship of V_{GS7} can be determined by inserting (3) and (4) in (1) and replacing $V_{TH4}(T)$, V_{REF} , I_{REF} , and $W_4 \setminus L_4$ by $V_{TH7}(T)$, V_{GS7} , I_{D7} and $W_7 \setminus L_7$, respectively

$$V_{GS7}(T) = V_{\text{TH7}}(T_0) - \alpha_{VT}T_0 + \alpha_{VT}T + \left(\frac{2I_{D7}}{\mu_n(T_0)[T/T_0]^{\alpha_{\mu}}C_{\text{ox}}(W_7/L_7)}\right)^{1/2}.$$
 (9)

Since the same temperature-independent current flows through M_5 and M_7 , the current I_{D7} remains constant regardless of the temperature. By expressing V_{EB1} and V_{EB2} in terms of current and replacing V_{SG7} by (9), (8) becomes

$$I_{\text{CTAT}} = \frac{1}{R_2} \left[\frac{kT}{q} \ln(N) + T \times \left(\alpha_{VT} + \left[\frac{2I_{D7}}{\mu_n(T_0) T_0^2 C_{\text{ox}}(W_7/L_7)} \right]^{1/2} \right) \right] + \frac{(V_{\text{TH7}}(T_0) - \alpha_{VT}T_0)}{R_2}$$
(10)

where q is the charge of the electron, k the Boltzmann constant, N the ratio of Q_1 and Q_2 emitter areas, and α_{μ} is equal to -2. It appears from (10) that a current conversely proportional to temperature can be obtained by selecting I_{D7} low enough so that the negative constant, α_{VT} , becomes the dominant term. Obviously, the same condition applies on I_{D8} of transistor M_8 of the other I_{CTAT} branch. Since nodes A and B are kept to the same voltage, the current I_{PTAT} is given by

$$I_{\text{PTAT}} = \frac{V_{EB2} - V_{EB1}}{R_1} = \frac{kT}{qR_1}\ln(N).$$
 (11)

As seen in Fig. 3, both current I_{CTAT} and I_{PTAT} flow out from the drain of M_1 . The current I_{D1} is in turn mirrored to the drain of M_3 and flows through R_{2C} to generate the voltage reference, V_{REF} . From the addition of (10) and (11), V_{REF} can be expressed as

$$V_{\text{REF}} = \left(\frac{R_2}{R_1} + 1\right) \frac{kT}{q} \ln(N) + + T \left(\alpha_{VT} + \left[\frac{2I_{D7}}{\mu_n(T_0) T_0^2 C_{\text{ox}}(W_7/L_7)} \right]^{1/2} \right) + V_{\text{TH7}}(T_0) - \alpha_{VT} T_0.$$
(12)

 Device
 M1, M2, M3
 M5, M6
 M7, M8
 M9, M10
 M11, M12
 M13, M14
 M15, M16

 Type
 PMOS
 PMOS
 NMOS
 PMOS
 PMOS
 NMOS
 NMOS

TABLE I

| Type | PMOS | PMOS | NMOS | PMOS | PMOS | NMOS | NMOS | |
|--------------|-----------------------------------|----------------------------------|----------------------------------|-----------------------------------|---|-----------------------------------|-----------------|--|
| W/L(μm /μm) | (140/4) | (140/4) | (4x24/1.2) | (12/10) | (12/8) | (8/8) | (144/16) | |
| Device | M ₁₇ , M ₁₈ | M ₁₉ ,M ₂₀ | M ₂₁ ,M ₂₂ | M ₂₃ , M ₂₄ | M ₂₅ , M ₂₆ | M ₂₇ , M ₂₈ | M ₂₉ | |
| Type | PMOS | PMOS | NMOS | PMOS | PMOS | NMOS | PMOS | |
| W/L(µm /µm) | (6/4) | (24/4) | (8/4) | (48/8) | (24/8) | (24/8) | (60/16) | |
| Device | M ₄ | Q ₁ , Q ₂ | | | R ₁ , R ₂ , R ₃ , R ₄ | | | |
| Type | NMOS | PNP | | | N-diffused resistors | | | |
| (Size\Value) | (24/1.2) | [10x (5μm x 5μm), (5μm x 5μm)] | | | [(20K), (70K), (70K), (20K)] | | | |



Fig. 5. Schematic diagram of the OA.

Thus, for a ratio R_2/R_1 of

$$\frac{R_2}{R_1} = -\frac{q}{k\ln(N)} \left(\alpha_{VT} + \left[\frac{2I_{D7}}{\mu_n(T_0)T_0^2 C_{\rm ox}(W_7/L_7)} \right]^{1/2} \right) - 1$$
(13)

the temperature dependence of V_{REF} is removed

$$V_{\text{REF}} = V_{\text{ZTC}} = V_{\text{TH7}}(T_0) - \alpha_{VT} T_0.$$
 (14)

The result of (14) corresponds to the $V_{\rm ZTC}$ voltage of transistor M_4 (6) since $V_{\rm TH7}(T_0)$ is equal to $V_{\rm TH4}(T_0)$. Therefore, by applying $V_{\rm REF}$ to the gate of transistor M_4 of Fig. 1, a temperature compensated current source is obtained. Well matched transistor layouts of M_4 , M_7 and M_8 will produce correlated variations of $V_{\rm TH7}(T_0)$, $V_{\rm TH8}(T_0)$ and $V_{\rm TH4}(T_0)$ which will minimize shifts in $I_{\rm REF}$ due to process variations, as explained in Section II-A. Moreover, good matching of M_7 and M_8 reduces the input offset current of the TIA. Table I gives the sizes and values of the components used for the fabrication of the current reference.

B. Circuit Layout

The circuit of the OA of Fig. 4 is shown in Fig. 5. It provides an additional voltage gain to increase the overall transimpedance gain of the TIA. The circuit topology is similar to the one employed in [9] as an intermediate voltage amplifier. Capacitors C_1 and C_2 were adjusted externally in order to introduce a pole for eliminating the closed loop instability.



Fig. 6. Micrograph of the current reference.

A micrograph of the circuit is shown in Fig. 6. A test pad was provided to access the gate of the output transistor M_4 in order to measure the variation of $V_{\rm REF}$ as a function of the temperature and to evaluate accurately the operating point $(I_{\rm ZTC}, V_{\rm ZTC})$ of M_4 by performing dc voltage sweeps on its gate at different temperatures. The chip has been fabricated in a 0.18- μ m standard CMOS process and consumes approximately 83 μ A, excluding the reference current sunk by transistor M_4 .

IV. EXPERIMENTAL RESULTS

A. I_{ZTC} and V_{ZTC} Measurements

The ZTC operating point of transistor M_4 was measured for twenty samples. A sweep of the gate–source voltage was done for three temperatures namely 25°C, 50°C, and 100 °C from which the common intersection point ($I_{\text{ZTC}}, V_{\text{ZTC}}$), as shown in Fig. 2, was extracted. Measurements of the threshold voltage of M_4 were also performed for each sample according to the method described in [10]. Plots of correlation were used to compare the parameters. In Fig. 7(a), the plot of V_{TH} versus I_{ZTC} shows no correlation between these parameters, as it is expected for a transistor operating at the ZTC operating point according to (7). However, in Fig. 7(b), a positive correlation is obtained from the plot of V_{TH} versus V_{ZTC} . This result is in agreement with the process compensation scheme presented in Section II-A where correlated shifts of $V_{\text{REF}} = V_{\text{ZTC}}$ and V_{TH} are needed to reduce



Fig. 7. Correlation plots obtained from measurements on transistor M_4 of the ZTC operating point and threshold voltage, $V_{\rm TH}$, from twenty samples. (a) $V_{\rm TH}$ versus $I_{\rm ZTC}$. (b) $V_{\rm TH}$ versus $V_{\rm ZTC}$.



Fig. 8. Measured temperature dependence of V_{REF} and I_{REF} .

the sensitivity of I_{REF} to process parameter variations. Therefore, it appears that the ZTC operating point is a good candidate for process compensated current references. From these measurements, an average current I_{ZTC} of 139.1 μ A and an average voltage V_{ZTC} of 595 mV were obtained with variations of 1.6% and 1.2%, respectively.

B. I_{REF} and V_{REF} Variations

TC measurements were performed by sweeping each sample from 0 to 100 °C. Values of I_{REF} and V_{REF} were recorded every 10 °C. A total of nineteen samples were measured. A typical temperature plot is shown in Fig. 8. From these results, temperature variation coefficients of 185 ppm/°C for I_{REF} and 125ppm/°C for V_{REF} were calculated.

Histograms of the distribution of I_{REF} and V_{REF} obtained from the nineteen samples at three temperatures: 0, 50 and



Fig. 9. Distributions obtained from the measurement of nineteen samples at three temperatures (0, 50 and 100 °C) for (a) $I_{\rm REF}$ and (b) $V_{\rm REF}$.

100 °C were realized in order to evaluate the combined effect of process and temperature variations. Fig. 9(a) shows the maximum dispersion of I_{REF} , being $\pm 7\%$, which leads to a maximum variation of $\pm 10.1 \ \mu A$ for an average value of 144.3 μ A. At the same time, Fig. 9(b) indicates a maximum dispersion on V_{REF} of $\pm 2\%$, which represents a maximum variation of ± 12.2 mV for an average value of 610.9 mV. Comparing the measured ranges of V_{ZTC} [595 mV \pm 3 mV] and V_{REF} [610.9 mV \pm 12.2 mV] it is clear that for the nineteen samples the output current transistor M_4 is not biased exactly at the ZTC operating point. The larger variation observed on I_{REF} [144.3 μ A \pm 10.1 μ A] compared to the one of $I_{\rm ZTC}$ [139.1 $\mu A \pm 2.2 \mu A$] is partly due to the voltage $V_{\rm REF}$ not being close enough to the corresponding $V_{\rm ZTC}$ value of M_4 . As stated in Section II, the proposed process compensation scheme relies on good matching of transistors M_7 , M_8 and M_4 to insure that V_{REF} approaches V_{ZTC} . Layouts of M_7 , M_8 were done in that respect; with the limitation that M_4 was not interdigitated with M_7 , M_8 for purpose of noise immunity. The measured power-supply rejection ratio (PSRR) at the $V_{\rm REF}$ node is -27.5 dB at 10 kHz and -22.8 dB at 10 MHz. Table II compares the TC and the combined effect of TC and process variation coefficient (PC) for the circuit proposed in this work with other current references recently published.

V. CONCLUSION

A simple process compensation scheme for current references was described. It takes advantage of the reduced variation of the drain current, due to process parameter changes, of a MOS transistor operating at the ZTC point ($I_{\rm ZTC}$, $V_{\rm ZTC}$). A circuit was proposed to generate a reference voltage equals to $V_{\rm ZTC}$ as the gate biasing voltage of the output transistor employed as the current generator. This circuit uses a transimpedance amplifier in the feedback loop in order to operate at a supply voltage of 1 V or below. The circuit has been fabricated in a CMOS 0.18- μ m standard process. Experimental results showed a variation of $\pm 7\%$ on the output current caused

| Ref. Year | Technology | V _{DD} (V) | I _{REF} (A) | Temperature range (°C) | TC (ppm) | TC & PC (%) | Number of measured samples |
|--------------|---------------------------------------|------------------------|----------------------|------------------------------|----------|----------------|----------------------------------|
| [2] 2002 | CMOS 0.25 µm using native transistors | 1.5 | 5μ | -40 to 150 | 368 | N/A | N/A |
| [5] 2003 | CMOS 0.18 µm | 1 | 528 µ | 0 to 110 | 50 | N/A | N/A |
| [3] 2003 | CMOS 2µm SIMOX using p-i-n diode | 10 | 19 µ | -15 to 90 | 12 | ± 5 | 30 from 2 wafers |
| [6] 2003 | CMOS 0.15 µm | 1 | 90 µ | 40 to 110 | 257 | ± 5 | 148 from 2 wafers |
| [4] 2005 | CMOS 1.5 µm | 1.1 | 410 p | -20 to 70 | 3 700 | ± 10 | 10 |
| This work | CMOS 0.18 µm | 1 | 144 μ | 0 to 100 | 185 | ± 7 | 19 |

TABLE II COMPARISON OF CMOS CURRENT REFERENCES

by the combined effect of temperature and process, while the ZTC current was measured separately and presented a variation of $\pm 1.6\%$ due to process only. The discrepancy between those results reflects the difficulty to generate a voltage reference that precisely equals to the $V_{\rm ZTC}$ of the output transistor. Better matching of key transistors M_7 , M_8 , and M_4 could reduce the variation observed on $I_{\rm REF}$. It is our belief that trimming might be required to adjust the ratio of R_2/R_1 such that $V_{\rm REF}$ could attain precisely the ZTC operating point of the output transistor. In the past, advantages of trimming techniques have already been exploited in bandgap voltage references [8].

ACKNOWLEDGMENT

The authors wish to thank the Canadian Microelectronic Corporation, which provided access to chip fabrication and LASEM laboratory of Ecole Polytechnique for chip packaging.

REFERENCES

- H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1 V operation," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 670–674, May 1999.
- [2] D. A. Badillo, "1.5 V CMOS current reference with extended temperature operating range," in *Proc. ISCAS*, 2002, pp. III-197–III-200.
- [3] M. Radecker, A. Knoll, R. Kocaman, V. Buguszewicz, and R. Rudolf, "A wide range temperature stable integrated current reference," in *Proc. ESSCIRC*, 2003, pp. 583–586.
- [4] E. M. Camacho-Galeano and C. Galup-Montoro, "A 2-nW self-biased current reference in CMOS technology," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 2, pp. 61–65, Feb. 2005.
- [5] J. Chen and B. Shi, "1 V CMOS current reference with 50 ppm/oC temperature coefficient," *Electron. Lett.*, vol. 39, pp. 209–210, Jan. 2003.
- [6] S. Tang, S. Narendra, and V. De, "Temperature and process invariant MOS-based reference current generation circuits for sub-1 V operation," in *Proc. ISPLED*, 2003, pp. 199–204.
- [7] I. M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 7, pp. 876–883, Jul. 2001.

- [8] K. N. Leung and P. K. T. Mok, "A sub-1 V 15-ppm/oC CMOS bandgap voltage reference without requiring low threshold voltage device," *IEEE J. Solid-State Circuits*, vol. 37, no. 4, pp. 526–531, Apr. 2002.
- [9] Y. Jiang and E. K. F. Lee, "Design of a low-voltage bandgap reference using transimpedance amplifier," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 6, pp. 552–555, Jun. 2000.
- [10] Y. Cheng and C. Hu, MOSFET Modeling and BSIM3 User's Guide. Norwell, MA: Kluwer Academic, 1999.



Abdelhlalim Bendali (S'01-M'07) received the Diploma in electronic engineering from École Nationale Polytechnique and University of Sciences, Algiers, Algeria, and the Master's degree in physics (with first class honors) from Technologies Houari Boumediene (USTHB), Algiers, Algeria. He is working toward the Ph.D. degree in microelectronics at École Polytechnique of Montreal, Montreal, QC, Canada.

From 1994 to 1999, he was an Assistant Professor at USTHB and a Researcher, at the University of

Blida, Blida, Algeria. He has been a Research Associate in the Department of Electrical Engineering, Ecole Polytechnique of Montreal since 2000. From 2002 to 2004, he was with LTRIM Technologies, Laval, QC, Canada, as an Analog IC Designer. In 2006, he moved to ESS Technology, Kelowna, BC, Canada, where he is currently working as an ASIC Engineer. He holds two patents in the field of electronic circuits and has authored several published papers presented at international conferences.



Yves Audet (M'01) received the B.Sc. and M.Sc. degrees in physics from the University of Sherbrooke, Sherbrooke, QC, Canada, in 1989 and 1992, respectively, a DEA diploma from the University Joseph Fourier, Grenoble, France, in 1990, and the Ph.D. degree from at Simon Fraser University, Burnaby, BC, Canada, in 1996, working on large integrated sensor arrays.

He was with the Research and Development group at Mitel Semiconductor, Kanata, ON, Canada, from 1996 to 1999, where he was involved in the design

and characterization of mixed-signal CMOS circuits. Since 2001, he has been working as Assistant Professor in the Department of Electrical Engineering, Ecole Polytechnique of Montreal, Montreal, QC, Canada. His research interests are CMOS sensor arrays, mixed-signal circuits, and optical interconnects.