Identification

Major Module Port Assignment
Harlow Frick, J. H. Saltzer

Purpose

This section describes a standard way to connect cables between major modules at 645 Multics installations. Also, standard nomenclature and conventions are introduced for discussing port assignments. The standard connections listed here are based on three considerations:

1. Hardware restrictions
2. Software restrictions
3. Consistency, to simplify reconfiguration

The connections described in this section apply to the maximum configuration in use at a given installation and include all physical equipment available at that installation. These cable connections are not changed when the system is electrically reconfigured for system testing or hardware malfunction.

System Controllers

Each System Controller has a maximum of eight ports to which active modules may be connected. These ports are numbered 0, 1, 2, etc., in decreasing order of priority. Starting with port 0, active modules are attached to System Controller ports in the following order:

\[
\begin{align*}
\{ \text{EMM #1} \} & \quad \text{all EMM's} \\
\{ \text{EMM #2} \} & \quad \text{etc.} \\
\{ \text{GIOC #1} \} & \quad \text{all GIOC's} \\
\{ \text{GIOC #2} \} & \quad \text{etc.} \\
\{ \text{CPU #1} \} & \quad \text{all CPU's} \\
\{ \text{CPU #2} \} & \quad \text{etc.}
\end{align*}
\]

This pattern is repeated identically for every System Controller.

Active Modules

Each active module has a maximum of eight ports, lettered A, B, C, etc., to which System Controllers may be connected. All active modules are connected to system controllers identically, as follows: port A of each active module is connected to System Controller 1; port B to System...
Controller 2, etc., up to the maximum number of System Controllers at the installation.

**Special Processor Port Assignment**

(This paragraph to be deleted when Prototype System Clock is no longer used with 645 systems.)

Whenever a system contains one or more prototype system clocks, each system clock appears to reside in its own System Controller; no core memory exists in this special clock controller. A system using prototype system clocks may not have more than two processors, since the special clock controllers have only two ports. We assume here that a system does not contain more than two prototype clocks. The eight processor ports are assigned as in table 1 when prototype clocks are used. If prototype clocks are not used, processor ports are assigned exactly the same as all other active modules.

**Example**

Figure one illustrates the cable assignment for a system containing four system controllers, one EMM, two processors, and two prototype system clocks.
<table>
<thead>
<tr>
<th>Processor Port</th>
<th>2-controller system</th>
<th>4-controller system</th>
<th>6-controller system</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Clock 1</td>
<td>Clock 1</td>
<td>Clock 1</td>
</tr>
<tr>
<td>B</td>
<td>Clock 2</td>
<td>Clock 2</td>
<td>Clock 2</td>
</tr>
<tr>
<td>C</td>
<td>(unused)</td>
<td>(unused)</td>
<td>controller 5</td>
</tr>
<tr>
<td>D</td>
<td>(unused)</td>
<td>(unused)</td>
<td>controller 6</td>
</tr>
<tr>
<td>E</td>
<td>controller 1</td>
<td>controller 1</td>
<td>controller 1</td>
</tr>
<tr>
<td>F</td>
<td>controller 2</td>
<td>controller 2</td>
<td>controller 2</td>
</tr>
<tr>
<td>G</td>
<td>(unused)</td>
<td>controller 3</td>
<td>controller 3</td>
</tr>
<tr>
<td>H</td>
<td>(unused)</td>
<td>controller 4</td>
<td>controller 4</td>
</tr>
</tbody>
</table>

Table I: Processor Port connection when prototype clocks are used.
Figure 1.