

# High-Speed Analog-to-Digital Converter Survey

Kent H. Lundberg

Every year, higher and higher sampling rates as well as lower and lower power dissipations are reported in the literature. The table in Figure 1 lists published results for nineteen high-speed, low-resolution A/D converters (mostly six to eight bits), along with a few commercial parts, representing a wide variety of fabrication technologies. In the following sections, these reported specifications are analyzed and compared.

## 1 Quantization Energy Figure of Merit

The analog program committee of the IEEE International Solid-State Circuits Conference suggested a figure of merit for A/D converters that takes into account power dissipation, resolution, and sampling rate [1]. It has units of energy, and represents the energy used per conversion step

$$E = \frac{P}{2^N F_S}$$

where  $P$  is the power dissipation,  $N$  is the stated number of bits, and  $F_S$  is the sampling rate. This quantity is nearly the inverse of a similar figure of merit suggested earlier by Robert Walden [2, 3] that uses the *effective* number of bits (ENOB),  $B$ , instead of the stated number of bits

$$F = \frac{2^B F_S}{P}$$

Walden's figure of merit  $F$  correctly includes the performance limitation of signal-to-noise-and-distortion ratio (SNDR), but still produces optimistic results for some A/D converters<sup>1</sup>. In most applications, A/D converters are expected to faithfully convert all input-signal frequencies below the Nyquist frequency (one half of the sampling rate  $F_S$ ), but many A/D converters exhibit severe degradation of SNDR at frequencies well below the Nyquist frequency. For this reason, the literature has recently started using the effective resolution bandwidth (ERBW) instead of the sampling rate in the equation for the figure of merit [4, 5]. This figure of merit is known as the "quantization energy"

$$E_Q = \frac{P}{2^B (2F_{BW})}$$

where  $P$  is the power dissipation,  $B$  is the high-frequency ENOB (calculated from SNDR), and  $F_{BW}$  is either the effective resolution bandwidth or the Nyquist frequency, whichever is less.

---

<sup>1</sup>Hopeless pedants, like this author [6], also complain about its nonsensical units of "inverse joules."

Pub Year	$F_S$ MS/s	stated bits	ENOB bits	ERBW MHz	Power mW	$E_Q$ pJ	Pub Ref
<b>CMOS Flash Topologies</b>							
1998	200	6	5.0	100	380	59.4	[7]
1998	350	6	5.8	87	225	23.2	[8]
1998	400	6	5.0	100	190	29.7	[9]
1998	400	6	4.7	100	200	38.5	[10]
1999	500	6	5.3	250	400	20.3	[11]
1999	500	6	4.7	50	330	127	[12]
1999	500	6	5.3	180	225	15.9	[13]
2000	600	6	4.7	150	193	24.8	[14]
2000	700	6	5.5	136	187	15.2	[15]
2000	800	6	5.0	200	400	31.3	[16]
2001	1100	6	5.3	450	300	8.5	[4]
2001	1300	6	5.0	650	545	13.1	[17]
2002	1600	6	5.2	600	328	7.4	[5]
<b>Bipolar Processes (including Si, GaAs, InP, etc)</b>							
1995	2000	8	6.5	1000	5300	29.3	[18]
1995	4000	6	5.1	1800	5700	46.2	[3, 19]
1996	8000	3	2.4	4000	3500	82.9	[20]
1999	500	8	7.2	250	950	12.9	[21]
<b>Interleaved Topologies</b>							
1997	8000	8	5.3	2000	13500	85.7	[22]
2002	4000	8	6.5	900	2400	14.7	[23]
<b>Commercial Parts</b>							
1995	1000	8	5.5	500	5500	122	[24]
1998	2000	8	5.9	500	5000	83.7	[25]
2001	1500	8	7.5	750	5300	19.5	[26]

Figure 1: Table of nineteen high-speed analog-to-digital converter specifications gathered from the literature, along with commercial parts from Fairchild, Rockwell, and Maxim.

## 2 High Speed

High-speed analog-to-digital converters are used in radar signal receivers, digital sampling oscilloscopes, read channels for magnetic storage systems, and local-area-network interfaces. Figure 2 shows the steady increase in effective resolution bandwidth with time. The average speed of high-speed A/D converters has increased by a factor of ten over the past five years.




Figure 2: Published CMOS flash A/D converters: effective resolution bandwidth versus year of publication. The best-fit line shows a factor of ten increase in ERBW over five years.

## 3 Low Power

In this era of wireless communications, portable high-speed test equipment, and networked laptop computers, the motivation for low-power electronics is clear. Reducing the power requirements of existing components extends the battery life of portable devices, or allows additional functionality to be incorporated on the same power budget. Alternatively, battery size (a significant, often dominant, contribution to the size and weight of portable devices) can be reduced by decreasing the power consumption while maintaining feature set and battery life.

The total power consumption of massively-parallel systems, such as phased-array radar systems, is also a concern, if for no other reason than the attendant cooling issues.

Figure 3 shows a minimum quantization energy of about 10 picojoules/conversion-step for a wide range of bandwidths, with a sharp rise above one gigahertz. However, Figure 4 shows that much of this progress in efficiency has occurred recently, with the lowest reported quantization energy decreasing yearly. Unfortunately, this data shows slow progress, with only a factor of ten improvement over nine years.




Figure 3: All high-speed flash A/D converters: quantization energy versus effective resolution bandwidth.




Figure 4: All high-speed flash A/D converters: quantization energy versus year of publication. The best-fit line shows a factor of ten improvement in quantization energy over nine years.

## 4 Absolute Minimum Power

The absolute minimum power for an analog-to-digital converter can be calculated from first principles [27, 28]. Assuming that the voltage to be converted is sampled and stored on a single capacitor,  $C$ , the minimum thermal noise is

$$V_{\text{ntc}}^2 = \frac{kT}{C}$$

If this capacitor is charged and discharged during every conversion cycle, the maximum power dissipated is

$$P = CV_{FS}^2 F_S$$

where  $V_{FS}$  is the full-scale voltage of the A/D converter and  $F_S$  is the sampling rate. The quantization noise for this A/D converter is

$$V_{\text{nq}}^2 = \frac{V_{\text{LSB}}^2}{12} = \frac{V_{FS}^2}{2^{2N} 12}$$

Limiting the thermal-noise power to be less than one quarter of the quantization-noise power, the total signal-to-noise ratio of the A/D converter will be degraded by less than 1 dB (since 1 dB corresponds to a factor of 1.25 in power units)

$$\frac{kT}{C} < \frac{1}{4} \left( \frac{V_{FS}^2}{2^{2N} 12} \right)$$

Solving this inequality for the expression  $V_{FS}^2 C$

$$V_{FS}^2 C > 48kT 2^{2N}$$

and substituting this quantity into the above expression for power gives the final result

$$P > 48kT 2^{2N} F_S$$

This expression implies an absolute lower bound on the quantization energy  $E_Q$  for an A/D converter of a given resolution  $N$  at any speed

$$E_Q = \frac{P}{2^N F_S} > \frac{48kT 2^{2N} F_S}{2^N F_S} = 48kT 2^N$$

for a six-bit A/D converter at room temperature (such as most of the A/D converters listed in Figure 1), this limit is

$$E_Q > 1.3 \times 10^{-17} \text{ J}$$

which is more than five orders of magnitude below the best A/D converter in Figure 4.

## 5 Aperture Jitter

A limitation in the performance of state-of-the-art A/D converters has been observed and commented on by Robert Walden [3]. Aperture jitter is the the sample-to-sample variation in the instant of conversion. There is an rms voltage error caused by rms aperture jitter (measured in picoseconds), and it decreases the overall signal-to-noise ratio.

Since the aperture-time variations are random, these voltage errors behave like a random noise source. The signal-to-jitter-noise ratio can be expressed as

$$\text{SJNR} = 20 \log \left( \frac{1}{2\pi t_a F_S} \right)$$

The graph in Figure 5 shows the effective number of bits versus sampling rate for the A/D converters listed in Figure 1. No A/D converter exhibits an aperture uncertainty better than 0.4 ps. Walden observes that this situation has not improved much over time, and will not without significant research and development.




Figure 5: All high-speed flash A/D converters: effective number of bits versus sampling rate. The line corresponds to the limitation imposed by an rms aperture jitter of 0.4 ps.

## 6 Additional Power Consumption

Clearly, thermal noise is not the only limiting factor, and the simply-derived lower bound on power may never be approached. The development in Section 4 considers only the power consumption of an ideal sample-and-hold. It completely ignores the power consumption of active circuitry in the A/D converter for analog amplification or digital encoding. The power required to drive parasitic capacitances was also ignored. Considering these real-world requirements, several other limitations on performance can be calculated.

## 6.1 Transistor Matching

Random voltage offsets in the comparators cause a limitation to accuracy that can only be overcome with improved transistor matching. Offset reduction through transistor matching increases power consumption. Transistor matching can be improved by increasing device size (which increases parasitic capacitances), by introducing calibration or error-correcting techniques (which consume additional power), or by introducing auto-zero cycles (which decrease speed). The additional power required to overcome the effects of transistor mismatch in high-speed CMOS systems is two orders of magnitude higher than the limit imposed by thermal noise [29, 30].

Reported data shows that transistor matching improves with decreasing gate-oxide thickness [30], thus for the same transistor area higher accuracy and speed, or lower power consumption, should be achievable in a technology with smaller feature sizes. However, lower supply voltages adversely affect the signal-to-noise ratio and decrease the potential improvements [31].

## 6.2 Device Parasitics

Scaled technologies with smaller feature sizes often have larger parasitics, since the increased doping increases the values of the depletion capacitances that form around the junctions. These parasitics directly affect performance. In particular, gate-overlap capacitances and drain-to-bulk depletion-layer capacitances have been shown to have increasing influence in scaled processes [32]. It is possible that power consumption will actually need to increase to maintain accuracy and speed in the face of shrinking feature sizes [33].

## 6.3 Calibration

Calibration of A/D converters generally increases power consumption and decreases speed. Comparable digital and analog calibration techniques [34, 35], designed for similar performance improvements, significantly increase power consumption.

## 7 Conclusions

Aperture jitter, transistor matching, and increasing drain-bulk capacitance remain major problems in the development of high-speed, low-power A/D converters. In spite of these difficulties, steady progress in speed and power has been made in recent years, as shown in Figures 2 and 4.

Following these trends, a six-bit A/D converter with a 10-GHz effective resolution bandwidth will be available in five to six years, but with a projected quantization energy of  $E_Q = 3$  pJ, it will carry a power consumption of four watts.

## References

- [1] Frank Goodenough. Analog technology of all varieties dominate ISSCC. *Electronic Design*, 44(4):96–111, February 19, 1996.
- [2] Robert H. Walden. Analog-to-digital converter technology comparison. In *IEEE GaAs IC Symposium, Technical Digest*, pages 217–219, October 1994.
- [3] Robert H. Walden. Analog-to-digital converter survey and analysis. *IEEE Journal on Selected Areas in Communication*, 17(4):539–550, April 1999.
- [4] Govert Geelen. A 6b 1.1GSample/s CMOS A/D converter. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 128–129, February 2001.
- [5] Peter Scholtens and Maarten Vertregt. A 6b 1.6GSample/s flash ADC in 0.18 $\mu$ m CMOS using averaging termination. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 168–169, February 2002.
- [6] Joshua W. Phinney. Student Evaluation for MIT Course 6.331: Advanced Circuit Techniques, May 2002. In his evaluation, Mr. Phinney wrote: “Recitation Instructor [Kent Lundberg] is hopelessly pedantic.” This comment was taken as a compliment.
- [7] Declan Dalton, G. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh, and P. Griffin. A 200-MSPS 6-bit flash ADC in 0.6- $\mu$ m CMOS. *IEEE Transactions of Circuits and Systems — II: Analog and Digital Signal Processing*, 45(11):1433–1444, November 1998.
- [8] P. Setty, J. Barner, J. Plany, H. Burger, and J. Sonntag. A 5.75b 350MSample/s or 6.75b 150MSample/s reconfigurable flash ADC for a PRML read channel. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 148–149, February 1998.
- [9] Sanroku Tsukamoto, William G. Schofield, and Toshiaki Endo. A CMOS 6-b, 400-MSample/s ADC with error correction. *IEEE Journal of Solid-State Circuits*, 33(12):1939–1947, December 1998.
- [10] Michael Flynn and Ben Sheahan. A 400-Msample/s, 6-b CMOS folding and interpolating ADC. *IEEE Journal of Solid-State Circuits*, 33(12):1932–1938, December 1998.
- [11] Yuko Tamba and Kazuo Yamakido. A CMOS 6b 500MSample/s ADC for hard disk drive read channel. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 324–325, February 1999.
- [12] Kwangho Yoon, Sungkyung Park, and Wonchan Kim. A 6b 500MSample/s CMOS flash ADC with a background interpolated auto-zeroing technique. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 326–327, February 1999.
- [13] Iuri Mehr and Declan Dalton. A 500-MSample/s 6-bit nyquist-rate ADC for disk-drive read-channel applications. *IEEE Journal of Solid-State Circuits*, 34(7):912–920, July 1999.
- [14] Peter Scholtens. A 2.5 volt 6 bit 600MS/s flash ADC in 0.25 $\mu$ m CMOS. In *Proceedings of the European Solid-State Circuits Conference*, pages 196–199, September 2000.

- [15] K. Nagaraj, D. Martin, M. Wolfe, R. Chattopadhyay, A. Pavan, J. Cancio, and T. Viswanathan. A dual-mode 700MSample/s 6-bit 200MSample/s 7-bit A/D converter in a 0.25- $\mu$ m digital CMOS process. *IEEE Journal of Solid-State Circuits*, 35(12):1760–1768, December 2000.
- [16] Kouji Sushihara, H. Kimura, Y. Okamoto, K. Nishimura, and A. Matsuzawa. A 6b 800MSample/s CMOS A/D converter. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 428–429, February 2000.
- [17] Michael Choi and Asad A. Abidi. A 6-b 1.3Gsample/s A/D converter in 0.35- $\mu$ m CMOS. *IEEE Journal of Solid-State Circuits*, 36(12):1847–1858, December 2001.
- [18] Kevin R. Nary, R. Nubling, S. Beccue, W. Colleran, J. Penney, and K. Wang. An 8-bit 2 gigasample per second analog to digital converter. In *IEEE GaAs IC Symposium, Technical Digest*, volume 17, pages 303–306, October 1995.
- [19] Ken Poulton, K. Knudsen, J. Corcoran, K. Wang, R. Nubling, R. Pierson, M. Chang, P. Asbeck, and R. Huang. A 6-b, 4 GSa/s GaAs HBT ADC. *IEEE Journal of Solid-State Circuits*, 30(10):1109–1118, October 1995.
- [20] Cynthia Baringer, Joe Jensen, Larry Burns, and Bob Walden. 3-bit, 8 GSPS flash ADC. In *Proceedings of the International Conference on Indium Phosphide and Related Materials*, pages 64–67, April 1996.
- [21] Koichi Irie, N. Kusayanagi, T. Kawachi, T. Nishibu, and Y. Matsumori. An 8b 500MS/s full nyquist cascade A/D converter. In *Symposium on VLSI Circuits, Digest of Technical Papers*, pages 77–78, June 1999.
- [22] Ken Poulton, K. Knudsen, J. Kerley, J. Kang, J. Tani, E. Cornish, and M. VanGrouw. An 8-GSa/s 8-bit ADC system. In *Symposium on VLSI Circuits, Digest of Technical Papers*, pages 23–24, June 1997.
- [23] Ken Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, and M. Heshami. A 4GSample/s 8b ADC in 0.35- $\mu$ m CMOS. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 166–167, February 2002.
- [24] Fairchild Semiconductor. SPT7760 8-bit, 1 GSPS, flash A/D converter. *Datasheet*, 1995.
- [25] Robert H. Walden. Spreadsheet of data for ADC survey. Available from HRL web site at <http://www.hrl.com/TECHLABS/micro/ADC/adc.html>, July 1999. Includes data for Rockwell RSC-ADC080S.
- [26] Maxim Integrated Products. MAX108  $\pm 5$ V, 1.5GSPS, 8-bit ADC with on-chip 2.2GHz track/hold amplifier. *Datasheet*, 2001.
- [27] Eric A. Vittoz. Future of analog in the VLSI environment. In *Proceedings of the IEEE International Symposium on Circuits and Systems*, pages 1372–1375, May 1990.
- [28] Thomas Byunghak Cho and Paul R. Gray. A 10 b 20 Msample/s 35 mW pipeline A/D converter. *IEEE Journal of Solid-State Circuits*, 30(3):166–172, March 1995.
- [29] Peter Kinget and Michiel Steyaert. Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits. In *Proceedings of the IEEE Custom Integrated Circuits Conference*, pages 333–336, May 1996.

- [30] Marcel J.M. Pelgrom, Hans P. Tuinhout, and Maarten Vertregt. Transistor matching in analog CMOS applications. In *International Electron Devices Meeting, Technical Digest*, pages 915–918, December 1998.
- [31] M. Steyaert, V. Peluso, J. Bastos, P. Kinget, and W. Sansen. Custom analog low power design: the problem of low voltage and mismatch. In *Proceedings of the IEEE Custom Integrated Circuits Conference*, pages 285–292, May 1997.
- [32] Willy Sansen. Analog circuit design in scaled CMOS technology. In *Symposium on VLSI Circuits, Digest of Technical Papers*, pages 8–11, June 1996.
- [33] Koen Uyttenhove and Michiel Steyaert. Speed-power-accuracy trade-off in high-speed ADC's: what about nano-electronics? In *Proceedings of the IEEE Custom Integrated Circuits Conference*, pages 341–344, May 2001.
- [34] D. Fu, K. Dyer, S. Lewis, and P. Hurst. Digital background calibration of a 10b 40MSample/s parallel pipelined ADC. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 140–141, February 1998.
- [35] K. Dyer, D. Fu, S. Lewis, and P. Hurst. Analog background calibration of a 10b 40MSample/s parallel pipelined ADC. In *IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 142–143, February 1998.