## A Voltage Level Converter Circuit Design with Low Power Consumption

Chin Ping-Yuan

Department of Electrical Engineering Oriental Institute of Technology Panchiao city, Taipei, Taiwan E-mail: chin@ee.oit.edu.tw

## EXTENDED ABSTRACT

A semiconductor integrated circuit employs multiple supply voltages to reduce the power consumption by an internal circuit. For example, an internal supply voltage used for an internal circuit is generated from an externally supplied a higher supply voltage, and the internal supply voltage is supplied to the internal circuit to reduce the power consumption by the internal circuit. Since an output signal generated by the internal circuit is a lower voltage internal signal, at the front stage of an output circuit, a level conversion circuit converts the level of this signal into a signal for the higher external supply voltage [1]-[8].

In practice, <sup>a</sup> CMOS logic circuit may be preferred to have mixed gates operating on <sup>a</sup> lower supply voltage VDDL and gates operating on <sup>a</sup> higher supply voltage VDDH. However, any gate operating on VDDH and connected after the gate operating on VDDL generates <sup>a</sup> short-circuit current. Fig. <sup>1</sup> shows <sup>a</sup> CMOS logic circuit consisting of first and second CMOS inverters which are directly connected to each other. The first CMOS inverter operates on <sup>a</sup> lower supply voltage VDDL and the second CMOS inverter on <sup>a</sup> higher supply voltage VDDH. If <sup>a</sup> node between the first and second inverters is at the lower supply voltage VDDL and if VDDL<VDDH-lVthpl, the MP2 is incompletely turned off, the short-circuit current flows from a power supply of the higher supply voltage VDDH toward <sup>a</sup> ground through the second inverter. To prevent the short-circuit current, the level converter must be interposed between a gate operating on the lower supply voltage VDDL and <sup>a</sup> gate operating on <sup>a</sup> higher supply voltage VDDH.

Fig. 2 shows a conventional level converter, named the Dual Cascode Voltage Switch (DCVS), interposed between gates operating on different supply voltages in <sup>a</sup> CMOS logic circuit, to prevent the short-circuit current and reduce power consumption. Although the level converter blocks the shortcircuit current, it consumes relatively large dynamic power when it carries out <sup>a</sup> switching operation. If the CMOS logic circuit must have many level converters, the power consumption thereof will increase to nullify the effort of decreasing power consumption by using the two supply voltages VDDL and VDDH. Furthermore, this conventional level converter has relatively large delay because it is rely on a contention between different transistors on the level conversion path [6].

Hence, we proposed an improved circuit as shown in Fig. 3 to reduce the contention problem so as to achieve high Yu Chien-Cheng

Department of Electrical Engineering Hsiuping Institute of Technology Ta-Li city, Taichung, Taiwan E-mail: ccyu2@ms16.hinet.net

speed and low power consumption. In this circuit, the level conversion circuit converts <sup>a</sup> signal X on the lower supply voltage side into <sup>a</sup> signal Y on the higher supply voltage side; the signal X is transmitted to the gates of transistors MN3,  $MN6$  and  $MP6$ ; and a signal  $/X$  for the inverted phase, which is generated by an inverter constituted by transistors MP1 and MNI, is transmitted to the gates of transistors MN2, MN5 and MP5; the respective gates of transistors MP2 and MP3 are cross-connected to the drains of transistors MP3 and MP2, while the sources of both transistors are connected to the higher supply voltage VDDH; and <sup>a</sup> node B is connected to an output buffer circuit, constituted by transistors MP4 and MN4, which is connected to the higher supply voltage VDDH.

Next, operation of the proposed level converter circuit will be explained. When the voltage level of input signal swings high to low, the output voltage level of the input inverter becomes the lower supply voltage VDDL. Therefore, MN2, MN5 and MP6 are turned on; as <sup>a</sup> result, node A is then discharged to <sup>a</sup> reference voltage VSS. Thus, MP3 becomes on, and then, voltage level of node B becomes <sup>a</sup> higher supply voltage VDDH. In this case, MP2, MN3, MN6 and MP5 are turned off, and thereby, it is possible to prevent a short-circuit current from flowing between the higher power supply voltage VDDH and the reference voltage VSS. On the other hand, when the voltage level of the input signal is switched to logic high, the output voltage level of the input inverter becomes <sup>a</sup> reference voltage VSS. Therefore, MN3, MN6 and MP5 are turned on; as <sup>a</sup> result, node B is then discharged to <sup>a</sup> reference voltage VSS. In this case, MP2 is turned on, and thereby, MP3 becomes off. Moreover, MN2, MN5 and MP6 are also turned off, and thereby, it is possible to prevent a short-circuit current from flowing between the higher power supply voltage VDDH and the reference voltage VSS. It is clear that there are three paths to speedup the output level transition in each input signal condition. These results provide faster output transitions as well as efficient voltage level conversion. As such, it can reduce the contention problem on nodes A and B. As <sup>a</sup> result, propagation delay time of the circuit itself becomes short. Moreover, no short-circuit current flows; therefore, it is possible to reduce power consumption.

Circuit simulation was carried out using HSPICE and 0.18,um CMOS technology parameters on <sup>a</sup> SUN ULTRA <sup>10</sup> workstation. HSPICE waveforms of the proposed circuit are shown in Fig.4 for VDDH=1.8V, VDDL=0.8V and an output capacitance of 0.1 pF. The simulation results reveal that the proposed circuit has faster speed and lower power consumption comparing with the conventional circuits. Additionally, the proposed circuit can operate level range  $\frac{v_{\text{DDL}}}{v_{\text{DDL}}}$   $\frac{v_{\text{DDL}}}{v_{\text{NP}}}\$  $\frac{1}{2}$ converter circuit can be effectively applicable to an LSI high speed input-output circuit, as an interface between internal  $\mathcal{L}$  and  $\mathcal{L}$  high can be effectively applicable to an explorer method  $\mathcal{L}$  high  $\mathcal{L}$   $\$ interface circuit between an optical device for optical communication and an LSI, etc.

## **REFERENCES**

- [1] A. P. Chandrakasan, R. Allmon, A. Stratakos, and R. W. Brodersen, "Design of portable system," in Proc. IEEE Custom Integrated Circuits Conf., 1994, pp. 259-266.
- [2] M. C. Johnson, and K. Roy, "Scheduling and optimal voltage selection for low power multi-voltage DSP datapaths," in Proc. IEEE Int. Symp. Circuits and Syst., 1997, pp. 2152-2155.
- Fig.2 The conventional circuit (DCVS)<br>Circuits and Syst., 1997, pp. 2152-2155.<br>[3] K. Usami, M. Igarashi, F. Minami, M. K. Ishikawa, M. Ichida, and K.<br>Nogami, "Automated low-power technique exploiting multiple supply<br>pp. 2 voltages applied to a media processor," IEEE J. Solid-State Circuits,  $N_{\text{O}}$  and  $N_{\text{O}}$  a
- voltages, i.v. 45, indictif 1550, pp. 405-472.<br>I. S. Wang S. J. Shieh J. C. Wang and C. W. Veh. "Design of v. S. Wang, S. v. Smen, v. C. Wang, and<br>standard calls used low-nower ASIC's eval. standard cells used low-power ASIC's exploiting the multiple-supply-<br>voltage scheme," in *Proc. IEEE Int. ASIC Conf.*, 1998, pp. 119-123
- $[5]$ K. Usami, T. Ishikawa, M. Kanazawa, and H. Kotani, "Low-power (b) K. Usami, 1. Ishikawa, M. Kanazawa, and H. Kotani, "Low-power" design technique for ASIC sp. 1998, profilly reducing supply voltage," in
- Integrated Circuits Conf., May 1996, pp. 53-56<br>[7] J. Y. Jou, and D. S. Chou, "Sensitisable-path-oriented clustered voltage
- scaling technique for low power," IEE Proc. Comput. Digit. Tech., Vol. 145, No. 4, July 1998, pp. 301-307
- J. S. Shor, Y. Afek, and E. Engel, "IO buffer for high performance,  $[8]$ low-power application," in Proc. IEEE Custom Integrated Circuits Conf., 1997, pp. 595-598



Fig.1 Direct connection of  $V_{DDL}$  circuit and the  $V_{DDH}$  circuit





Fig.3 The proposed circuit

