massachusetts institute of technology

Deadlock

Testing unbuilt chips
Testing unbuilt chips
March 9, 2012
A new software-simulation system promises much more accurate evaluation of promising — but potentially fault-ridden — multicore-chip designs.
Also labeled: Computer chips, Computer modeling, Computer Science and Artificial Intelligence Laboratory (CSAIL), Computer science and technology, Design, Electrical engineering and electronics, Microchips, Multicore, Simulation, Software, Thread migration
RSS Subscribe