


1.00000000

SPECIFICATION	YOUR DESIGN
N (number of inverters at output stage)	46 ( <del>including NAND gate</del> ) FIRL

PARAMETER	SPECIFICATION	YOUR CALCULATED VALUE	YOUR SIMULATED VALUE
OUTPUT $t_r$	< 200 ns	0.5 ns *	90 ns
OUTPUT $t_f$	< 200 ns	0.5 ns *	100 ns
$t_{pd0}$	< 400 ns	37 ns	30 ns
$t_{pd1}$	< 400 ns	37 ns	30-40 ns
Average power dissipation	< 1 mW	0.8 mW	0.6 mW
Minimum Noise Margin	> 1.0 Volt	1.4 V (3V inverter)	1.1 V (NAND)

# FINAL DES. (Summary of Results)

- Notes: (1) Node labels correspond to SPICE scripts.  
 (2)  $L_n = L_p = 15 \mu m$  for all devices.  
 (3) Device labels correspond to SPICE scripts.



#### Design Project- Row Driver : Abstract

A row selection driver using dynamic registers to reduce the number of transistors needed to select a row line was implemented. The design constraints were a delay of less than 400 ns after clock edge, rise and fall times less than 200 ns, and total average power dissipation for all 1024 drivers less than 1mW within the period of a frame update rate of 75 Hz . An unspecified area constraint was also stated. The driver, consisting of a pass gate, NAND gate, and CMOS inverters, was designed using 3 V and 5 V NMOS and PMOS devices. The design approach was based on attaining the best timing performances and scaling back devices to achieve power and/or size constraints. Hand calculations were made with this time approach in mind and SPICE simulation was performed for the latter power and size considerations. In instances where inverters are removed, the correct logic function was kept in check by maintaining that the number of inversions be even. The final design which removed two output buffer inverters and rescaled one output buffer inverter from the original hand calculations met and in many cases exceeded the performance requirements with rise/fall times around 100 ns, delays of 30-40 ns, and power dissipation only slightly above half a mW.

Notes on the design approach:

The basic approach to design the row driver was to begin with an architectural view of the circuit design. Following from the RS input to the capacitive load of 200 pF, we know that the driver needs a pass gate followed by an inverter and then a NAND gate. This has been already provided for us. After the NAND gate, there may be N inverters. The main challenges are as follows: (1) to be able to charge and discharge the load capacitance (plus parasitics) within 200 ns; (2) to supply an output of 0 to 5 V when our input signal RS is limited to 0 to 3 V; (3) to minimize the delay between the input RS and output signal to less than 400 ns; and (4) to dissipate less than 1 mW power within the 75 Hz frame update rate for all 1024 drivers combined.

We attacked first the timing constraints. For a minimum geometry 5 V inverter that is symmetrical feeding another minimum geometry 5 V symmetrical inverter, we found that the time delay for 50% charge/discharge is about 0.5 ns. In addition for such a setup, the load capacitance at the 1<sup>st</sup> 5V inverter due to its drain to bulk depletion capacitance and the capacitance of the gate of the following inverter, is quite small at around 58 fF. Thus making the 200 pF load capacitance be more than 3000 times larger. As the time to charge/discharge is proportional to the capacitance being charged/discharged, we expect that approximately  $3000 \times 0.5 \text{ ns} = 1500 \text{ ns}$  would result if we use the minimum geometry inverter to connect directly with the 200 pF load. Therefore, to meet time requirements, we must employ buffers. By taking N roots of the capacitive ratio and realizing that  $N^{\text{roots}} \times t_{\text{min}}$  gives the scaled delay (see page 6 of hand calc.), we select 4 buffers for 5 V inverters that are scaled 8 times at each stage. This approach gives about 16 ns delay from the minimum geometry 5 V to the output. As this value is small compared to the 400 ns and also realizing that the other devices could be at their minimum geometry for symmetry (except for the 1<sup>st</sup> 5V inverter), we approximate that the minimum delay per inverter or gate is 1 ns and that for the buffers we recalculate with this assumption and get a total delay of about 37 ns (see "Rough Estimates" spreadsheet). As this is small and most devices are symmetrical (by design selection of  $W_p = 2 \times W_n$  for inverters and  $W_p = W_n$  for NAND gate), we assume that the delays for low-to-high is the same as high-to-low. The big assumptions of symmetry is actually a design choice. Symmetry facilitates the determination of Vm and noise margins and as such, we choose symmetry for all our circuits except the 1<sup>st</sup> 5V inverter which necessarily must be skewed so that a 3V high input could safely generate a logic low signal output. To simplify the driver design flow, we place a skewed 5 V inverter in between the NAND gate and the 5 V minimum geometry inverter. For the the NAND gate and the logic preceding it, we choose to supply with 3V. Therefore the pass gate then inverter then NAND would all take supply from 3V. With the VDD and the dimensions and number of inverters determined, we could go through and calculate the load capacitances due to each input/output nodes. We then take this capacitance at each stage and multiply by VDD squared and the update rate so that we could roughly get the average power dissipation (see "Rough Calc."). This then gives us roughly 0.8 mW of dissipation. The last rough calculation is for rise/fall time which is just the minimum geometry 5 V's times. By using scaling with the buffers, the times are ridiculously low at 0.5 ns.

The hand calculations provided us with a circuit to model in SPICE. The results of the 1<sup>st</sup> several simulations show a need for optimization. The time delays and rise/fall time were tremendously lower than spec. Re-examination of the device size selected, we realize that the 2 last buffers had sizes that were too big! and thus they were removed and then the remaining buffers were rescaled appropriately (letting the delays increase so that the area could be minimized).

What follows are the plots of the noise margins for the final circuit devices. The lowest noise margin came out to be for the NAND gate. NAND gate NM calculations are not provided by the text and a rough attempt at hand calculations was made. Then, the SPICE code for transient analysis along with performances follow. The DC sweeps use on DC input voltage that is moved from one gate node to the next for noise margin of each device. The hand calculations that follows are mainly to calculate NMs and CL per stage. The time calculations were already mentioned with rough cal. spreadsheet. Minor attempts were made to calculate ID but for the most part it did not seem worthwhile knowing the hand calculated values for the current.

**Rough Estimates for Power, Delay and Rise/Fall Time given the CL values and minimum delays from the attached hand calculations**

**Total Power Dissipation**

f	VDD	75 Hz	
CL			$P=CL*VDD*f$
6.40E-14	3	3	4.32E-11
5.75E-14	3	3	3.88E-11
1.89E-13	3	3	1.28E-10
8.90E-14	5	5	1.67E-10
2.75E-13	5	5	5.16E-10
2.13E-12	5	5	3.99E-09
1.69E-11	5	5	3.17E-08
1.36E-10	5	5	2.54E-07
2.66E-10	5	5	4.99E-07
	sum		7.89E-07 W
	X1024 rows		8.08E-04 W

*(Assume  $I_D$  static of 5V  
Skewed inverter  $\approx 0$   
by design  $V_{IH} < V_{OH}$  (see plots))*

**Propagational Delay**

With minimum geometry  $t_{pHL}=t_{pLH}=0.5$  ns  $\ll$  400 ns, roughly calculate delays by summation of devices by assuming  $t_{delaymin}=1$ ns

DEVICE	delay
pass gate	1
3 V Inv	1
NAND	1
5 V Inv (skewed Vm)	1
min geom. 5 V inv	1
4 buffers	32
total delay	37 ns

for both  $t_{pD1}$  &  $t_{pD0}$

**Rise/Fall Time**

With  $CL=200$  pF (actually calculated to 266 pF when including CP)


$t=CL*0.8VDD/ID$

with  $VDD=5V$ , 0.8 for the 90%-10% and assuming linear charge/discharge

$ID$  1.6384

$t=CL*0.8VDD/ID$  4.8828E-10 s


noise margin simulation for row driver design



Wave	Symbol
D0:A0:v(2)	X

noise margin simulation for row driver design

Wave Symbol  
D0:A0:v(3)



noise margin simulation for row driver design

Wave Symbol  
D0:A0:v(4)  $\nabla$  ---

Current X=4.98e+00  
Derivative=-8.81e-01

X = 1.05


NM<sub>L</sub> = 1.05 V

1.5V inverter  
(INVERTER with  
3V input for Logic  
HIGH)

Current X=1.68e+00  
Current Y=2.60e-01  
Derivative=-8.88e-01


NM<sub>H</sub> = 3 - 1.68 = 1.32 V

Current X=1.53e+00  
Current Y=1.50e+00  
Derivative=-3.88e-01




noise margin simulation for row driver design

Wave	Symbol
D0:AO:v(5)	□




noise margin simulation for row driver design



noise margin simulation for row driver design

Wave	Symbol
D0:A0:v(7)	*



Current X=2.00e+00  
Current Y=4.64e+00  
Derivative=-1.01e+00

$NM_L = 2V$

16X MINIMUM GEOMETRY  
5V INVERTER

(LAST 5V INVERTER  
(SUPPLIES 200PF  
load capacitance))

Current X=2.50e+00  
Current Y=2.41e+00  
Derivative=-2.14e+01

Current X=2.97e+00  
Current Y=3.81e+01  
Derivative=-1.01e+00

$NM_H = 2V$

Voltagess (lin)

Voltage X (lin) (VOLTS)



filename : tr\_project1.sp

Noise Margin Simulation for Row Driver Design  
MTC / home [redacted] 6.012


```
.TRAN 10n 13.33M
*.PRINT TRAN V(IN) V(9)
  ASURE TRAN PDISS AVG POWER FROM=0N TO 13.33M
M1 IN NCLK 1 0 NCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M2 IN PCLK 1 VCC3 PCH3 L=1.5U W=6U AD=36P AS=36P PD=18U PS=18U
M3 2 1 VCC3 VCC3 PCH3 L=1.5U W=6U AD=36P AS=36P PD=18U PS=18U
M4 2 1 0 0 NCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M5 3 2 VCC3 VCC3 PCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M6 3 VCC3 VCC3 VCC3 PCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M7 3 VCC3 10 0 NCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M8 10 2 0 0 NCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
*MA 11 3 VCC3 VCC3 PCH3 L=1.5U W=6U AD=36P AS=36P PD=18U PS=18U
*MB 11 3 0 0 NCH3 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M9 4 3 VCC5 VCC5 PCH5 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M10 4 3 0 0 NCH5 L=1.5U W=37.5U AD=225P AS=225P PD=49.5U PS=49.5U
M11 5 4 VCC5 VCC5 PCH5 L=1.5U W=6U AD=36P AS=36P PD=18U PS=18U
M12 5 4 0 0 NCH5 L=1.5U W=3U AD=18P AS=18P PD=15U PS=15U
M13 6 5 VCC5 VCC5 PCH5 L=1.5U W=48U AD=288P AS=288P PD=60U PS=60U
M14 6 5 0 0 NCH5 L=1.5U W=24U AD=144P AS=144P PD=36U PS=36U
M15 7 6 VCC5 VCC5 PCH5 L=1.5U W=96U AD=576P AS=576P PD=108U PS=108U
M16 7 6 0 0 NCH5 L=1.5U W=48U AD=288P AS=288P PD=60U PS=60U
*M15 7 6 VCC5 VCC5 PCH5 L=1.5U W=384U AD=2304P AS=2304P PD=396U PS=396U
*M16 7 6 0 0 NCH5 L=1.5U W=192U AD=1152P AS=1152P PD=204U PS=204U
*M17 8 7 VCC5 VCC5 PCH5 L=1.5U W=3072U AD=18432P AS=18432P PD=3084U PS=3084U
*M18 8 7 0 0 NCH5 L=1.5U W=1536U AD=9216P AS=9216P PD=1548U PS=1548U
*M19 9 8 VCC5 VCC5 PCH5 L=1.5U W=24576U AD=147456P AS=147456P PD=24588U PS=24588U
*M20 9 8 0 0 NCH5 L=1.5U W=12288U AD=73728P AS=73728P PD=12300U PS=12300U
  7 0 200P
  J3 VCC3 0 DC 3
  VCC5 VCC5 0 DC 5
  V_RS IN 0 0 PULSE 0 3 0 100N 100N 6.5U 13.33M
  V_CLK NCLK 0 0 PULSE 0 3 1U 100N 100N 3.055U 13.02U
  V_INVCLK PCLK 0 0 PULSE 3 0 1U 100N 100N 3.055U 13.02U
  .MODEL PCH5 PMOS LEVEL=1 VTO=-1 KP=25E-6 LAMBDA=7E-2 CJ=3E-4 CJSW=3.5E-10
  +PB=0.9 TOX=1.5E-8
  .MODEL NCH5 NMOS LEVEL=1 VTO=1 KP=50E-6 LAMBDA=7E-2 CJ=1E-4 CJSW=5E-10
  +PB=0.9 TOX=1.5E-8
  *.MODEL PCH3 PMOS LEVEL=1
  *.MODEL NCH3 NMOS LEVEL=1
  .MODEL PCH3 PMOS LEVEL=1 VTO=-0.7 KP=25E-6 LAMBDA=7E-2 CJ=3E-4 CJSW=3.5E-10
  +PB=0.9 TOX=1.5E-8
  .MODEL NCH3 NMOS LEVEL=1 VTO=0.7 KP=50E-6 LAMBDA=7E-2 CJ=1E-4 CJSW=5E-10
  +PB=0.9 TOX=1.5E-8
  .IC V(1)=0
  .END
```

Nov 1 02:43 2000 Page 1

```
* .***
noise margin simulation for row driver design
***** transient analysis          tnom= 25.000 temp= 25.000
*****
pdiss          = 5.6596E-07 from= 0.0000E+00 to= 1.3330E-02
          ***** job concluded
```


*Transient*

noise-margin simulation for row driver design



*transient*

noise margin simulation for row driver design





Select  $W_p = 6 \mu m$  so that  $k_p = k_n$  and  
 simplify most calculations:  
 (To make proportional pairs symmetrical)

GIVEN  $L_n = 1.5 \mu m = L_p$   
 $W_n = 3 \mu m$   
 Select  $W_p = 2W_n = 6 \mu m$

$$k_n = \left(\frac{W}{L}\right)_n \mu_n C_{ox}, \quad k_p = \left(\frac{W}{L}\right)_p \mu_p C_{ox}$$

$$\left(\frac{W}{L}\right)_p = 2 \left(\frac{W}{L}\right)_n$$

with  $\mu_n C_{ox} = K'_n = 50 \times 10^{-6} A/V^2$  (TABLE 1)  
 $\mu_p C_{ox} = K'_p = 25 \times 10^{-6} A/V^2$  (TABLE 1)  
 $K'_n = 2 K'_p$

(1)  $k_n = \left(\frac{W}{L}\right)_n \mu_n C_{ox}, \quad k_p = \left(\frac{W}{L}\right)_p \mu_p C_{ox} = 2 \left(\frac{W}{L}\right)_n \left(\frac{1}{2}\right) \mu_n C_{ox}$   
 $k_p = k_n$

setting  $I_{Dn} = I_{Dp}$

(2)  $V_m = \frac{V_{tn} + \sqrt{\frac{k_p}{k_n} (V_{DD} + V_{tp})}}{1 + \sqrt{\frac{k_p}{k_n}}}$  ;  $V_{tn} = 1V ; V_{DS} = 0V$   
 $V_{tp} = -1V ; V_{SB} = 0V$   
 $V_{DD} = 5V$

$$V_m = \frac{V_{tn} + (V_{DD} + V_{tp})}{1 + 1}$$

$$V_m = \frac{V_{DD}}{2} = \boxed{2.5V = V_m}$$

(3)  $I_{mn} = k_n (V_m - V_{tn})^2 = \left(\frac{W}{L}\right)_n \mu_n C_{ox} (V_m - V_{tn})^2$   
 $= \left(\frac{3}{1.5}\right) 50 \times 10^{-6} \frac{A}{V^2} (2.5 - 1)^2$   
 $I_{mn} = 150 \times 10^{-6} A/V = \boxed{150 \times 10^{-6} S = g_{mn}}$

(4)  $I_{Dn} = \left(\frac{W}{2L}\right)_n \mu_n C_{ox} (V_m - V_{tn})^2 (1 + \lambda_n V_m)$  ;  $\lambda_n = 7 \times 10^{-2} V^{-1}$   
 $= \left(\frac{3}{2(1.5)}\right) 50 \times 10^{-6} \frac{A}{V^2} (2.5 - 1)^2 (1 + 7 \times 10^{-2} \frac{1}{V} (2.5V))$   
 $I_{Dn} = \boxed{1.32 \times 10^{-4} A = -I_{Dp}}$

(5)  $r_{on} = \frac{1}{\lambda_n I_{Dn}} = \frac{1}{(7 \times 10^{-2} V^{-1})(1.32 \times 10^{-4} A)} = \boxed{1.08 \times 10^5 \Omega = r_{on}}$

(6) 
$$g_{mp} = k_p (V_{DD} - V_m + V_{TP})$$

$$= \left(\frac{W}{L}\right)_p \mu_p C_{oxp} (V_{DD} - V_m - |V_p|)$$

$$= \left(\frac{6}{1.5}\right) (25 \times 10^{-6} \text{ A/V}^2) (5 - 2.5 - 1) \text{ V}$$

$$g_{mp} = 150 \times 10^{-6} \text{ S} = g_{mn} \text{ (make sense since } k_p = k_n \text{)}$$

$$V_{DD} - V_m + V_{TP} = V_{DD} - V_m$$

(7) 
$$r_{op} = \frac{1}{\lambda_p I_{Dp}} = \frac{1}{(7 \times 10^{-2} \text{ V}^{-1})(1.32 \times 10^{-4} \text{ A})} = 1.08 \times 10^5 \Omega = r_{on}$$

(again by  $k_p = k_n + V_m$  sym.)

(8) 
$$A_v = -(g_{mn} + g_{mp}) r_{on} \parallel r_{op} \text{ with } g_{mn} = g_{mp} \quad r_{on} = r_{op}$$

$$= (-2g_{mn}) r_{on}$$

$$= -g_{mn} r_{on} = (150 \times 10^{-6} \text{ S})(1.08 \times 10^5 \Omega)$$

$$A_v = -16.2$$

(9) 
$$V_{IL} = V_m + \left(\frac{V_{OL} - V_m}{A_v}\right) = 2.5 + \left(\frac{2.5}{-16.2}\right)$$

$$\boxed{V_{IL} = 2.34 \text{ V}}$$

(10) 
$$V_{IH} = V_m - \frac{V_m}{A_v} = 2.5 - \frac{2.5}{-16.2} = \boxed{2.65 \text{ V} = V_{IH}}$$

(11) 
$$NM_L = V_{IL} - V_{OL} ; V_{OL} = 0 \text{ V (approx.)}$$

$$\boxed{NM_L = V_{IL} = 2.35 \text{ V}} > 1 \text{ V REQ.}$$

(12) 
$$NM_H = V_{OH} - V_{IH} ; V_{OH} = 5 \text{ V (approx.)}$$

$$\boxed{NM_H = 5 - 2.65 = 2.35 \text{ V}} > 1 \text{ V REQ.}$$

(13)  $t_{PHL} = \frac{C_L \Delta V}{I_D} = \frac{C_L v_{OH}/2}{\frac{k_n}{2} (V_{OH} - V_{TP})^2}$  ;  $V_{OH} = V_{DD}$   
 $V_{TP} = 1V$   
 $k_n = \left(\frac{W}{L}\right)_n \mu_n C_{ox}$   
need  $C_L$

(14)  $C_L = C_b + C_p$

Assume the 5V CMOS inverter drives another CMOS inverter of same type, that is, with  $L_n = L_p$  and  $W_p = 2W_n$  :

(15)  $C_b = C_{oxp}(WL)_p + C_{oxn}(WL)_n$  ;  $t_{exp} = t_{oxn} = 1.5 \times 10^{-8} m = t_{ox}$

$= \frac{\epsilon_{ox}}{t_{ox}} 2W_n L + \frac{\epsilon_{ox}}{t_{ox}} W_n L$   $W_p = 2W_n$   
 $L_p = L_n = L$

$= \frac{3 \epsilon_{ox} W_n L}{t_{ox}} = 3 \left( \frac{3.45 \times 10^{-13} F/m}{1.5 \times 10^{-8} m} \right) (3 \mu m) (1.5 \mu m) \times \frac{1 \mu m}{10^6} + \frac{1 \mu m}{10^6} \times \frac{10^2 \text{ cm}^2}{1 m} \times 10^2 \frac{cm^2}{1 m}$

**$C_b = 3.105 \times 10^{-14} F$**

(16)  $C_p = C_{dlb} + C_{sdb} + C_{wire}$  Assume wire negligible

$C_p = W_n L_{diffn} C_{jn} + W_p L_{diffp} C_{jp} + (W_n + 2L_{diffn}) C_{jsw_n} + (W_p + 2L_{diffp}) C_{jsw_p}$

with,  $L_{diffn} = L_{diffp} = L_{diff} = 6 \mu m$  ,  $C_{jn} = 1 \times 10^{-4} F/m^2$  ,  $C_{jp} = 3 \times 10^{-4} F/m^2$   
 $C_{jsw_n} = 5 \times 10^{-10} F/m$  ,  $C_{jsw_p} = 3.5 \times 10^{-10} F/m$   
 $W_n = 3 \mu m$  ,  $W_p = 6 \mu m$

$C_p = (3 \times 10^{-6} m)(6 \times 10^{-6} m)(1 \times 10^{-4} \frac{F}{m^2}) + (6 \times 10^{-6} m)(6 \times 10^{-6} m)(3 \times 10^{-4} \frac{F}{m^2}) + (3 \times 10^{-6} m + 2(6 \times 10^{-6} m))(5 \times 10^{-10} \frac{F}{m})$   
 $+ (6 \times 10^{-6} m + 2(6 \times 10^{-6} m))(3.5 \times 10^{-10} \frac{F}{m})$

$C_p = 1.8 \times 10^{-15} + 1.08 \times 10^{-14} + 7.5 \times 10^{-15} + 6.3 \times 10^{-15} F$

**$C_p = 2.64 \times 10^{-14} F$**

with (14) :  $C_L = 3.105 \times 10^{-14} + 2.64 \times 10^{-14}$

**$C_L = 5.745 \times 10^{-14} F$**

load capacitance of a 5V CMOS inverter with  $W_p = 2W_n = 6 \mu m$  driving similar 5V CMOS inverter

Now, with  $C_L = 5.745 \times 10^{-14} \text{ F}$  AND (13)

$$t_{PHL} = C_L \frac{V_{OH}/2}{\frac{k_n}{2} (V_{OH} - V_{TH})^2}$$

$$V_{OH} = V_{DD} = 5 \text{ V}$$

$$V_{TH} = 1 \text{ V}$$

$$k_n = \left(\frac{W}{L}\right)_n \mu_n C_{ox}$$

$$= (5.745 \times 10^{-14} \text{ F}) (2.5 \text{ V})$$

$$\frac{1}{2} \left(\frac{3}{1.5}\right) 50 \times 10^{-6} \frac{\text{A}}{\text{V}^2} (2.5 \text{ V})^2$$

$$t_{PHL} = 4.596 \times 10^{-10} \text{ s} \rightarrow \underline{0.46 \text{ ns}}$$

$$(17) t_{PLH} = \frac{C_L V_{OH}/2}{\frac{k_p}{2} (V_{DD} + V_{TP})^2}$$

$$V_{TP} = -V_{TH}$$

$$k_p = k_n \text{ (by design)}$$

$$= \frac{C_L V_{OH}/2}{\frac{k_n}{2} (V_{DD} - V_{TH})^2} = t_{PHL} = 0.46 \text{ ns}$$

Symmetrical by design.

Give Ratio of load capacitance  $C_L$  at output to the load capacitance for a 5V CMOS inverter by  $\chi$ . To minimize propagation delay scaled size inverters are cascaded. If each following inverter is  $u$  times wider than the previous, then for  $N$  inverters cascaded.

$$\chi = u^N$$

$$\ln \chi = N \ln u$$

$$N = \frac{\ln \chi}{\ln u}$$

Total delay  $t = N \cdot u t_1$  where  $t_1$  is the delay of a 5V CMOS inverter with  $w_p = 2w_n = 6 \mu\text{m}$ .

$$\text{IF for a function } F = N u t_1 = \frac{\ln \chi}{\ln u} u t_1$$

$$\frac{dF}{du} = \frac{d}{du} \left( \frac{\ln \chi}{\ln u} u \right) = 0 \text{ for minima}$$

$$\ln \chi \left( \frac{\ln u - \frac{1}{u} u}{(\ln u)^2} \right) = 0$$

$$\ln u = 1$$


$$e^{\ln u} = e \rightarrow u = e \sim 2.8$$

So for optimum, the times larger inverters would be best.  
 Selecting a closest integer of  $3=4$ .

$$3^N = \frac{200 \text{ pF}}{3.675 \times 10^{-14} \text{ F}}$$

$$N \approx 7.93 \rightarrow \text{choose } N=8$$

So FOR buffers :



$$\begin{aligned}
 t &= N \cdot u \cdot t_{PHL} \quad (t_{PHL} = t_{PLH}) \\
 &= (8)(3)(0.294 \text{ ns}) \\
 &= 7 \text{ ns}
 \end{aligned}$$

$$C_L = 200 \text{ pF}$$

(6)


$$C_L \text{ of min. } (W_p = 2W_n = 6 \mu\text{m}) = 5.75 \times 10^{-14} \text{ F}$$

$$\frac{200 \times 10^{-12} \text{ F}}{5.75 \times 10^{-14} \text{ F}} = 3478$$

$$t_{\min} = t_{PLH} = t_{PHL} = 0.46 \text{ ns}$$

N	$\sqrt[N]{x}$	$t = N \cdot x \cdot t_{\min}$	N	$\sqrt[N]{x}$	t
0	—	—	7	3.20	10.3 ns
1	3478	1.60 μs	8	2.77	10.2 ns
2	59.0	54.3 ns	9	2.47	10.22 ns
3	15.2	20.9 ns			
4	7.68	14.13 ns			
5	5.108	11.7 ns			
6	3.89	10.7 ns			

We do not need to choose an optimum t delay with 8 buffers since 400ns is a relax delay requirement. We need an even number to perform the correct logic function so choose N=4 (N=2 would use too big of an area)



$$t_{\text{delay}} = 0.46 \text{ ns} \times 8 \times 4 = 14.72 \text{ ns}$$

For (1): previously calculated, by symmetry,

$$V_m = 2.5 \text{ V}$$

$$g_{m,n} = g_{m,p} = 150 \times 10^{-6} \text{ S}$$

$$r_{o,n} = r_{o,p} = 1.08 \times 10^5 \Omega$$

$$A_v = -16.2$$

$$V_{iL} = 2.35 \text{ V} \rightarrow NM_L = 2.35 \text{ V}$$

$$V_{oL} = 2.65 \text{ V} \rightarrow NM_H = 2.35 \text{ V}$$

$$t_{PHL} = \frac{C_{LA} \Delta V}{I_D} = \frac{C_{LA} V_{OH}/2}{\frac{k_n}{2} (V_{OH} - V_m)^2} \rightarrow C_{LA}$$

\* Not including the minimum width 5V inverter at  $W_p = 2W_n = 6 \mu\text{m}$  and assuming a 3V inverter and 5V inverter (of special NM) after the NMOS gate. See design schematic.

(7)

$$C_{LA} = C_{G2} + C_{P1}$$

$$\begin{aligned}
C_{G2} &= C_{oxp}(WL)_{p2} + C_{oxn}(WL)_{n2} \\
&= 3 C_{oxn}(WL)_{n2} \\
&= (3) \frac{(3.45 \times 10^{-13} \text{ F/cm}) (24 \times 10^{-6} \text{ m}) (1.5 \times 10^{-6} \text{ m})}{1.5 \times 10^{-8} \text{ m}} \frac{10^2 \text{ cm}^2}{1 \text{ m}} \\
C_{G2} &= 2.484 \times 10^{-13} \text{ F}
\end{aligned}$$

$$C_{P1} = C_{G1} + C_{S1} \quad (C_{wire} = 0)$$

$$\begin{aligned}
C_{P1} &= W_{H1} L_{diff} C_{jn} + W_{P1} L_{diff} C_{jp} + (W_{H1} + 2L_{diff}) C_{jsw_n} + (W_{P1} + 2L_{diff}) C_{jsw_p} \\
&= \text{PREVIOUS CALCULATION} \\
&= 2.64 \times 10^{-14} \text{ F}
\end{aligned}$$

$$C_{LA} = C_{G2} + C_{P1} = 2.75 \times 10^{-13} \text{ F}$$

$$\begin{aligned}
t_{PHL} &= \frac{(2.75 \times 10^{-13} \text{ F}) (2.5)}{\frac{1}{2} \left( \frac{3}{1.5} \right) 50 \times 10^{-6} (2.5)} \\
t_{PHL} &= 2.2 \text{ ns} = t_{PLH}
\end{aligned}$$

FOR ②, ③, ④, ⑤:

$$V_m = 2.5 \text{ V by symmetry}$$

$$\begin{aligned}
g_{m2} &= g_{mp2} = \left( \frac{W}{L} \right)_{p2} (V_{DD} - V_m + V_{TP}) = 8 \left( \frac{W}{L} \right)_{p1} (V_{DD} - V_m + V_{TP}) \\
&= 1.2 \times 10^{-3} \text{ S}
\end{aligned}$$

$$\begin{aligned}
r_{o2} = r_{op2} &= \frac{1}{\lambda_n I_{Dn2}} = \frac{1}{\lambda_n \left( \frac{W}{L} \right)_{n2} \mu_n C_{oxn} (V_m - V_{TN})^2 (1 + \lambda_n V_m)} \\
&= \frac{1}{8} r_{o1} = 135 \times 10^4 \Omega
\end{aligned}$$

$$A_v = 2g_{m2} r_{o2} = -g_{m2} r_{o2} = -g_{m1} \frac{1}{8} r_{o1} = A_v = -16.2$$

$$\therefore V_{L2} = 2.35 \text{ V} \quad NM_{22} = 2.35 \text{ V}$$

$$V_{H2} = 2.65 \text{ V} \quad NM_{H2} = 2.35 \text{ V}$$

Since  $g_m$  increases by the scaling factor &  $r_o$  decreases by same scaling factor,  $A_v$  is same for all buffers & so are the noise margins. So

$$V_{L3} = V_{L4} = V_{L5} = 2.35 \text{ V}, \quad NM_{L3} = NM_{L4} = NM_{L5} = 2.35 \text{ V}$$

$$V_{H3} = V_{H4} = V_{H5} = 2.65 \text{ V}, \quad NM_{H3} = NM_{H4} = NM_{H5} = 2.35 \text{ V}$$

9

$$C_{LE} : C_{LE} = C_{G6} + C_{P5}$$

$$C_{G6} = C_L = 200 \text{ pF}$$


$$\begin{aligned} C_{P5} &= (12288 \times 10^{-6} \text{ m})(6 \times 10^{-6} \text{ m})(1 \times 10^{-10} \frac{\text{F}}{\text{m}^2}) + (24576 \times 10^{-6} \text{ m})(6 \times 10^{-6} \text{ m})(3 \times 10^{-10} \frac{\text{F}}{\text{m}^2}) \\ &\quad + (12288 \times 10^{-6} \text{ m} + 2(6 \times 10^{-6} \text{ m}))(5 \times 10^{-10} \frac{\text{F}}{\text{m}^2}) + (24576 \times 10^{-6} \text{ m} + 2(6 \times 10^{-6} \text{ m}))(3.5 \times 10^{-10} \frac{\text{F}}{\text{m}^2}) \\ &= 6.63654 \times 10^{-12} \text{ F} \end{aligned}$$

$$\underline{C_{LE} = 266 \text{ pF}}$$

5V inverter with input from 3V inverter


$V_{OH_{3V}} = 3V$   
 $V_{OL_{3V}} = 0V$

would like to survive too with a 3V input. If impose a 1V noise margin, then that implies  $V_{IH} = 2V$   
 We will try by shifting  $V_m$  to less than



$\frac{V_{DD}}{2}$  where  $V_{DD} = 5V$ .

So, we select  $V_m = 1.5V$  (same as the 3V inverter sym.)



$$V_m = \frac{V_{IH} + \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{TP})}{1 + \sqrt{\frac{k_p}{k_n}}}$$

$$V_m (1 + \sqrt{\frac{k_p}{k_n}}) = V_{IH} + \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{TP})$$

$$V_m + \sqrt{\frac{k_p}{k_n}} V_m = V_{IH} + \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{TP})$$

$$V_m - V_{IH} = \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{TP} - V_m)$$

$$\sqrt{\frac{k_p}{k_n}} = \frac{V_m - V_{IH}}{V_{DD} + V_{TP} - V_m} = \frac{1.5 - 1}{5 - 1 - 1.5} = \frac{0.5}{2.5} = \frac{1}{5} \rightarrow k_n = 25 k_p$$

$$\left(\frac{W}{L}\right)_n k_n C_{ox} = 25 \left(\frac{W}{L}\right)_p k_p C_{ox}$$

$$\left(\frac{W}{L}\right)_n = \frac{25 \mu_p C_{ox}}{\mu_n C_{ox}} = \frac{25(250)}{500} = 12.5$$

$W_n = 12.5 \mu$

$$g_{min} = k_n (V_m - V_{TH}) = \left(\frac{W}{L}\right)_n K_P (V_m - V_{TH})$$

$$= 125 \left(\frac{3}{1.5}\right) 50 \times 10^{-6} \frac{A}{V^2} (1.5 - 1) = 6.25 \times 10^{-4} S$$

$$g_{min} = k_p (V_{DD} - V_m + V_{TP}) = \left(\frac{3}{1.5}\right) 25 \times 10^{-6} \frac{A}{V^2} (5 - 1.5 - 1) = 1.25 \times 10^{-4} S$$

$$I_{On} = \left(\frac{W}{2L}\right)_n K_P (V_m - V_{TH})^2 (1 + \lambda V_m)$$

$$= \frac{12.5}{2} \left(\frac{3}{1.5}\right) (50 \times 10^{-6} \frac{A}{V^2}) (0.5)^2 (1 + 7 \times 10^{-2} (1.5)) = \frac{1.73 \times 10^{-4} A}{(w/o \lambda_n I_{bn} = 1.56 \times 10^{-4} A)}$$

$$-I_{Op} = \left(\frac{W}{2L}\right)_p K_P (V_{DD} - V_m + V_{TP})^2 (1 + \lambda (V_{DD} - V_m))$$

$$= \frac{1}{2} \left(\frac{3}{1.5}\right) (5 - 1.5 - 1)^2 (1 + 7 \times 10^{-2} (5 - 1.5)) \times 25 \times 10^{-6} \frac{A}{V^2} = \frac{1.945 \times 10^{-4} A}{(w/o \lambda_p I_{bp} = 1.56 \times 10^{-4} A)}$$

$I_{bn} \approx I_{bp}$  with  $\lambda$

(10A)

$$r_{in} = \frac{1}{\lambda_n I_{L_n}} = \frac{1}{7 \times 10^{-2} \text{ V}^{-1} (1.73 \times 10^{-4} \text{ A})} = 8.26 \times 10^4 \Omega \approx r_{op} \quad (\text{by } \lambda_n = \lambda_p, I_{L_n} = I_{L_p})$$

$$A_v = -\left( \frac{g_m}{g_m + g_{m1} + g_{m2}} \right) r_{op} \parallel R_{FP}$$

$$= -\left( \frac{6.25 \times 10^{-4} \text{ S} + 1.25 \times 10^{-4} \text{ S}}{7.5 \times 10^{-4} \text{ S}} \right) \frac{8.26 \times 10^4 \Omega}{2}$$

$$\approx -31$$


$$V_{IL} = V_m + \frac{V_{DD} - V_m}{A_v} = 1.5 + \frac{5 - 1.5}{-31}$$

$$V_{IL} = 1.39 \text{ V}$$

$$V_{IH} = V_m - \frac{V_m}{A_v} = 1.5 - \frac{1.5}{-31} = 1.55 \text{ V}$$

$$NM_L = \frac{1.39 \text{ V}}{1.5 \text{ V}}$$

$$NM_H = \frac{3 - 1.55 \text{ V}}{1.5 \text{ V}}$$



$C_L$  :  $C_G$  (of 5V min. mag) +  $C_P$  (of this 5V signed  $V_m$ )

$$C_G = 3.105 \times 10^{-14} \text{ F (prev. calculated)}$$

$$C_P = C_{DE} = W_n L_n C_{jn} + W_p L_p C_{jp} + (W_n + 2L_n C_{jn}) C_{js-n} + (W_p + 2L_p C_{jp}) C_{js-p}$$

$$= 12.5 (3 \times 10^{-6} \text{ m}) (6 \times 10^{-6} \text{ m}) (1 \times 10^{-4} \frac{\text{F}}{\text{m}^2}) + (3 \times 10^{-6} \text{ m}) (6 \times 10^{-6} \text{ m}) (2 \times 10^{-4} \frac{\text{F}}{\text{m}^2})$$


$$+ (12.5 (3 \times 10^{-6} \text{ m}) + 2 (6 \times 10^{-6} \text{ m})) (5 \times 10^{-10} \frac{\text{F}}{\text{m}}) + (3 \times 10^{-6} + 2 (6 \times 10^{-6} \text{ m})) (3.8 \times 10^{-10} \frac{\text{F}}{\text{m}})$$

$$= 5.79 \times 10^{-14} \text{ F}$$

$$C_L = 8.895 \times 10^{-14} \text{ F}$$

PASS GATE + 3V INVERTER + NAND

(11)



PASS GATE

$$t_{PLH} = \frac{C_{LH} \left( \frac{V_{OH}}{2} \right)}{\overline{I_{DLHn}} + \overline{I_{DLHp}}}$$

Choose  $W_p = 6 \mu m$ ,  $W_n = 3 \mu m \rightarrow \left( \frac{W}{L} \right)_p = \left( \frac{6}{1.5} \right)$ ,  $\left( \frac{W}{L} \right)_n = \left( \frac{3}{1.5} \right)$   
 w/o  $\gamma \rightarrow V_{tn} = V_{t0}$

$$\overline{I_{DLHn}} = \frac{\frac{k_n}{2} (V_{DD} - V_{t0})^2 + \frac{k_n}{2} \left( V_{DD} - \frac{V_{OH}}{2} - V_{tn} \right)^2}{2}; \quad \text{with } V_{OH} = V_{DD}$$

$$= \frac{1 \left( \frac{W}{L} \right)_n K P_n \left[ (V_{DD} - V_{t0})^2 + \left( \frac{V_{DD}}{2} - V_{tn} \right)^2 \right]}{2}$$

$$= \frac{1 \left( \frac{3}{1.5} \right) (50 \times 10^{-6} \frac{A}{V^2}) \left[ (3 - 0.7)^2 + (1.5 - 0.7)^2 \right]}{2}$$

$$\overline{I_{DLHn}} = 1.4825 \times 10^{-4} A$$

$$\overline{I_{DLHp}} = \frac{k_p}{2} (V_{DD} - V_{t0p})^2 = \frac{1 \left( \frac{W}{L} \right)_p K P_p (V_{DD} - V_{t0})^2}{2} = \left( \frac{6}{1.5} \right) (25 \times 10^{-6} \frac{A}{V^2}) (3 - 0.7V)^2$$

$$\overline{I_{DLHp}} = 2.64 \times 10^{-4} A$$

$$C_{LH} = C_G + C_{DB} + \frac{C_{ox}}{2} (WL)_n C_{ox} \quad (\text{Assume } C_{ov} = 0)$$

$$C_G = (WL)_n C_{ox} + (WL)_p C_{ox}; \quad \text{let } W_p = 2W_n = 6 \mu m \text{ for 3V inverter}$$

$$= 3(WL)_n C_{ox} = C_G \text{ of 5V inverter w/ same dimensions}$$

$$= 3.105 \times 10^{-14} F$$

$$C_{DB} = W_n L_{diffn} C_{jn} + W_p L_{diffp} C_{jp} + (W_n + 2L_{diffn}) C_{jsw_n} + (W_p + 2L_{diffp}) C_{jsw_p}$$

= SAME AS  $C_{DB}$  OF 5V inverter w/ same dimensions

$$(DB) = 2.64 \times 10^{-14} F$$

$$C_{GPG} = \frac{2}{3} (WL)_p C_{ox} \quad (\text{OF PASS GATE})$$

$$\frac{2}{3} (3 \times 10^{-6} \text{ m})(1.5 \times 10^{-6} \text{ m}) \left( \frac{3.45 \times 10^{-13} \text{ F}}{1.5 \times 10^{-8} \text{ m}} \right) \frac{10^2 \text{ cm}}{1 \text{ m}}$$

$$C_{GPG} = 6.9 \times 10^{-15} \text{ F}$$

$$C_{LLH} = 3.105 \times 10^{-14} + 2.64 \times 10^{-14} + 6.55 \times 10^{-15} \text{ F}$$

$$C_{LLH} = 6.4 \times 10^{-14} \text{ F}$$

$$t_{PLH} = \frac{(6.4 \times 10^{-14} \text{ F})(1.5 \text{ V})}{(1.483 \times 10^{-8} + 2.64 \times 10^{-4}) \text{ A}}$$

$$t_{PLH} = 2.33 \times 10^{-10} \text{ s} = \underline{0.233 \text{ ns}}$$

$$t_{PHL} = \frac{C_{LHL} (V_{OH}/2)}{\bar{I}_{DHLN} + \bar{I}_{DHLF}}$$

$$\bar{I}_{DHLF} = \frac{\frac{k_p}{2} (V_{DD} + V_{TOP})^2 + \frac{k_n}{2} (V_{DD} - V_{OH} + V_{TOP})^2}{2} \quad ; \quad V_{TOP} = V_{TOP} = -0.7 \text{ V}$$

$$= \frac{1}{2} \left( \frac{W}{L} \right)_p K_P \left[ (V_{DD} + V_{TOP})^2 + \left( \frac{V_{DD}}{2} + V_{TOP} \right)^2 \right]$$

$$= \frac{1}{2} \left( \frac{6}{1.5} \right) (25 \times 10^{-6} \frac{\text{A}}{\text{V}^2}) \left[ (3 - 0.7)^2 + (1.5 - 0.7)^2 \right]$$

$$\bar{I}_{DHLF} = 1.4825 \times 10^{-4} \text{ A}$$

$$\bar{I}_{DHLN} = \frac{k_n}{2} (V_{DD} + V_{TOP})^2 = \frac{1}{2} \left( \frac{3}{1.5} \right) 50 \times 10^{-6} (2.3 \text{ V})^2$$

$$= 2.645 \times 10^{-4} \text{ A}$$

$$C_{LHL} = C_G + C_{DB} + \frac{2}{3} (WL)_p C_{ox}$$

$$\frac{2}{3} (WL)_p C_{ox} = \frac{2}{3} (6 \times 10^{-6} \text{ m})(1.5 \times 10^{-6} \text{ m}) \frac{3.45 \times 10^{-13} \text{ F/cm} \times 10^2 \text{ cm}}{1.5 \times 10^{-8} \text{ m}} = 1.33 \times 10^{-14} \text{ F}$$

$$C_{LHL} = 3.105 \times 10^{-14} + 2.64 \times 10^{-14} + 1.33 \times 10^{-14}$$

$$C_{LHL} = 7.075 \times 10^{-14} \text{ F}$$

$$t_{pHL} = \frac{(7.125 \times 10^{-14} \text{e}) (1.5 \text{ V})}{1.082 \times 10^{-14} \text{e} + (2.643 \times 10^{-4} \text{e})}$$

$$t_{pHL} = 2.59 \times 10^{-10} \text{ s} = \underline{0.259 \text{ ns}}$$

$NM_L = V_{FN} = 0.7 \text{ V}$   
 $NM_H = -V_{FP} = +0.7 \text{ V}$

3V inverter with pass gate

Again, choose  $W_p = 2W_n = 6 \mu\text{m}$ ,  $L_n = L_p = 1.5 \mu\text{m}$   
 this gives  $k_p = k_n$  so that

$$V_M = 1.5 \text{ V}$$

$$\begin{aligned}
 g_{MN} = g_{MP} &= k_n (V_M - V_{TN}) = \left(\frac{W}{L}\right)_n k_n (V_M - V_{TN}) \\
 &= \left(\frac{3}{1.5}\right) (50 \times 10^{-6} \frac{\text{A}}{\text{V}^2}) (1.5 - 0.7) \text{ V} \\
 &= 8 \times 10^{-5} \text{ S}
 \end{aligned}$$

$$\begin{aligned}
 r_{on} = r_{op} &= \frac{1}{\lambda_n I_{Dn}} ; I_{Dn} = \left(\frac{W}{2L}\right)_n k_n (V_M - V_{TN})^2 (1 + \lambda_n V_M) ; \lambda_n = 7 \times 10^{-2} \text{ V}^{-1} \\
 &= \left(\frac{3}{2(1.5)}\right) \frac{1}{50 \times 10^{-6}} (1.5 - 0.7)^2 (1 + 7 \times 10^{-2} (1.5)) \\
 &= 3.54 \times 10^5 \text{ A}
 \end{aligned}$$

$$r_{on} = r_{op} = \frac{1}{(7 \times 10^{-2} \text{ V}^{-1}) (3.54 \times 10^5 \text{ A})} = 4.04 \times 10^5 \Omega$$

$$A_v = \frac{g_{MN} r_{op}}{1 + g_{MN} r_{op}} = -1.43 \times 10^1 = \underline{-14.3}$$

$$V_{iL} = V_M + \frac{V_{DS} - V_M}{A_v} = 1.5 + \frac{1.5}{-14.3} = 1.395 = \underline{1.4 \text{ V}}$$

$$V_{iH} = V_M - \frac{V_M}{A_v} = 1.5 - \frac{1.5}{-14.3} = \underline{1.6 \text{ V}}$$

$$NM_L = V_{iL} = \underline{1.4 \text{ V}}$$

$$NM_H = 3 - 1.6 \text{ V} = \underline{1.4 \text{ V}}$$



$$V_{in} = V_m + \frac{V_{DD} - V_m}{A_v} = 1.67 + \frac{3 - 1.67}{-61.7} = 1.64 \text{ V}$$

$$NM_L = 1.64 \text{ V}$$

$$V_{IH} = V_m - \frac{V_m}{A_v} = 1.67 - \frac{1.67}{61.7} = 1.70 \text{ V}$$

$$NM_H = 3 - 1.7 = 1.3 \text{ V}$$

NOT SIM. CALCULATIONS  
OF NM MAY NOT BE  
POSSIBLE FOR HAND GATE  
W/ THE EGNS PROVIDED  
BY TEXT.

$$C_L = C_G + C_P$$


$$C_G = (WL)_p C_{ovp} + (WL)_n C_{ovn} = (3 \times 10^{-6} \text{ m})(6 \times 10^{-6} \text{ m}) \left( \frac{3.45 \times 10^{-11} \text{ F}}{1.5 \times 10^{-4} \text{ m}} \right) + (2 \times 2.5 \times 10^{-6} \text{ m})(1.5 \times 10^{-6} \text{ m}) \left( \frac{3.45 \times 10^{-11} \text{ F}}{1.5 \times 10^{-4} \text{ m}} \right)$$

$$C_G = 1.397 \times 10^{-13} \text{ F}$$


$$C_P = C_{in} + C_{wire}$$

$$C_{DB} = 2 C_{DBp} + 3 C_{DBn}$$

$$= 3 \left( W_n L_{effn} C_{jrn} + (W_n + 2(L_{effn})) C_{jwn} \right) + 2 \left( W_p L_{effp} C_{jrp} + (W_p + 2(L_{effp})) C_{jwp} \right)$$



DEPLETION CAPACITANCE



WORST  
CASE  
SLOWEST  
WITH  
BULK OF  
TOP  
NMOS  
TIED  
TO 0V  
due to  
process.

$$= 3 \left[ (3 \times 10^{-6} \text{ m})(6 \times 10^{-6} \text{ m})(1 \times 10^{-4} \frac{\text{F}}{\text{m}^2}) + (3 \times 10^{-6} \text{ m} + 2(6 \times 10^{-6} \text{ m})) (5 \times 10^{-10} \frac{\text{F}}{\text{m}}) \right] + 2 \left[ (3 \times 10^{-6} \text{ m})(6 \times 10^{-6} \text{ m})(3 \times 10^{-4} \frac{\text{F}}{\text{m}^2}) + (3 \times 10^{-6} \text{ m} + 2(6 \times 10^{-6} \text{ m})) (3.5 \times 10^{-10} \frac{\text{F}}{\text{m}}) \right]$$

$$= 3 [9.3 \times 10^{-15}] + 2 [1.065 \times 10^{-14}] = 4.92 \times 10^{-14} \text{ F}$$

$$C_L = 1.89 \times 10^{-13} \text{ F}$$