


Contents

1	Implementation	2
1.1	Abstract	2
2	Engineering Decisions	3
2.1	Transistor Length	3
2.2	“N” Inverter Chain	3
2.3	The 5 Volt Switch	3
2.4	Choice of Widths in Inverter Chain	4
2.5	Assymetry	4
3	Hand Calculations and SPICE simulation	5

Chapter 1

Implementation

Collaborators: 

This paper outlines the design for a section of a CMOS Integrated Row Driver that will be utilized in a new display technology. The design team had certain concrete objectives to be reflected in the design of the circuit.

- The propagation delay must be less than 400 ns.
- All output rise and fall times must be less than 200 ns.
- All logic gates within the circuit must have noise margins of at least 1.0V.
- Power dissipation should be kept at a minimum, particularly at 1mW for standard input waveforms.

Although meeting such constraints is desirable, some often come at the expense of others. Thus, the team was faced with a number of engineering decisions involving certain tradeoffs.

1.1 Abstract

The fundamental problem addressed by this design is the need to drive a large (200 pF) capacitive load. Because a single buffer has a high input capacitance and knowing that capacitance is purely geometry-dependent, merely utilizing a single inverter to drive a 200 pF capacitor is not a viable solution. Rather, a chain of four inverters of increasing size was implemented, using the “4x Approximation” as a guideline. The circuit not only keeps power dissipation relatively small, its timing characteristics indicate that it performs well.

As shown in the table summarizing the results, the average power dissipation beats the requirement by 10 percent and despite this, the propagation delays are significantly below the maximum allowable. Clearly, the results indicate that the designers were cognizant of keeping the power dissipated at a minimum, while maximizing performance.

Chapter 2

Engineering Decisions

2.1 Transistor Length

Given the constraint that the minimum transistor length (L) was $1.5\mu\text{m}$, it was immediately determined that keeping L at its minimum was advantageous in all respects. Specifically, the drain current varies inversely with L and capacitance increases with L . Hence, there is absolutely no advantage in using $L > 1.5\mu\text{m}$ and every transistor in this circuit has a length of $1.5\mu\text{m}$. This is reflected in the attached Spice script as well as the hand calculations.

2.2 “N” Inverter Chain

As mentioned in Section 1.1, a buffer chain of length N was needed to drive a large capacitive load. In this implementation, N takes on the value of 4 and this decision was made based on characteristics inherent to the CMOS inverter.

- N cannot be odd, since the output is not an inverted version of V_{rs} .
- We made the assumption that $k_p = 2k_n$, which implies that the p channel transistors are double the size of their n channel counterparts, yielding symmetric rise and fall times.
- We also know that CMOS inverter has a propagation delay of one-half the rise time because its trip-point occurs when $V_{\text{in}} = V_{\text{m}} = V_{\text{dd}}/2$.
- To meet the 400 ns requirement, we take the worst-case scenario, with a rise time of 200 ns.
- Thus, $N = 4$.

2.3 The 5 Volt Switch

The circuit uses 2 DC power supplies at 3 and 5 Volts and one of the decisions facing the design team was exactly “which” inverter to implement the switch from 3 to 5 Volts. It was decided that the third inverter was the ideal choice, using the following reasoning.

- The fourth and final inverter CANNOT be the first inverter to switch to 5 Volts. We want a “clean” output for the final inverter. In other words, either 0 Volts or 5 Volts. If the switch were made at the final inverter, it would bring about the possibility of a non-zero input to the final inverter that is less than 5V.
- Thus, we moved in the chain, one inverter to the left. Changing V_{dd} here turned out to be the optimal choice, as adding more 5V inverters proved detrimental to power consumption.

2.4 Choice of Widths in Inverter Chain

As established in Section 2.1, the transistor length remains constant throughout the inverter change. That means, that in order to scale the size of the inverter, the width “W” is the only parameter that can be altered. While we did not use a constant scale factor, we started with a scale factor of 3. We chose 3 because after calculating the L and W for the final inverter (see Hand Calculations), scaling by four did not give us enough leeway. Scaling twice resulted in the minimum size transistor.

The only exception to this rule, of course was the third buffer, the first 5V inverter. In the third inverter, we used the scale factor of 3 to scale W_n . However, rather than scale W_p accordingly, we set W_p to its minimum (3 μm). The motivations for this are discussed in the section that follows.

2.5 Assymetry

Three out of the four inverters in the chain are symmetric because k_p is twice k_n . However, for the third inverter, we intentionally created an asymmetric configuration strictly for power consumption sake. We know that V_{out} is proportional to (k_p/k_n) . Reducing the width of the p channel with respect to the n channel will drive the Voltage v_{out} down, greatly reducing the power consumed. This was a critical move that allowed the circuit to meet the power specification of 1 mW.


Chapter 3

Hand Calculations and SPICE simulation

Overall, the results show our calculations corresponds well with the SPICE simulation. There is one significant discrepancy, however. Our estimated propagation delays differed significantly from the simulated values generated on SPICE. However, that was more than likely due to timing constraints (no pun intended).

In the following pages, you will find:

1. A summary of the calculated and simulated results.
2. A complete (albeit poorly drawn) schematic of the circuit.
3. Calculated Values for gate and drain capacitance.
4. Calculated Values of Power for each stage.
5. Calculated Values for Delay at each stage.
6. Calculation of Mimimum Noise Margin
7. Spice Code (also found at */ashwin/Public/allnighter/dp1.sp*).
8. Graphs Generated on Awaves

Collaborators: 

Design Problem #1 -Digital Circuits

Fall 2000

Name(s): _____


Athena username(s):_ _____

HSPICE input filename(s):_ _____


SPECIFICATION	YOUR DESIGN
N (number of inverters at output stage)	4

PARAMETER	SPECIFICATION	YOUR CALCULATED VALUE	YOUR SIMULATED VALUE
OUTPUT t_r	< 200 ns	N/A	125.1 ns
OUTPUT t_f	< 200 ns	N/A	125.1 ns
t_{pd0}	< 400 ns	131.75 ns	44 ns
t_{pd1}	< 400 ns	128.15 ns	63 ns
Average power dissipation	< 1 mW	0.91 mW	0.89 mW
Minimum Noise Margin	> 1.0 Volt	1.29 V	1.055 V

Schaltic



Schaltic



Power

Clock Inverter

$$C_L = (2.3 \times 10^{-3}) (13.5 \times 10^{12}) = \boxed{31.1 \text{ fF}}$$

$$P = C_L V_{DD}^2 f$$

$$= (3.1 \times 10^{-15}) (3^2) (76.8 \times 10^3 \text{ Hz})$$

$$= \boxed{21.4 \text{ nW}}$$

Transmission Gate

$$C_L = C_G + C_T + \frac{2}{3} (W_L)_p C_{ox} + W_n C_{ox}$$
$$= 44.8 \text{ fF}$$

$$\rightarrow P = \boxed{31 \text{ nW}}$$

Inverter for NAND

$$P = 21.4 \text{ nW}$$

same dimensions as
clock inverter!

NAND

$$C = C_{m3} \parallel (C_{m4} + C_{m2} + C_{m1})$$
$$= 42.4 \text{ fF}$$

$$P = \boxed{2.8 \text{ nW}}$$

Inv 1

$$C_L = (13.5 \times 10^{12}) (2.3 \times 10^{-3}) = 31.1 \text{ fF}$$

$$P = (31.1 \times 10^{-15}) (9) (76.8 \times 10^3) = \boxed{21.4 \text{ nW}}$$

Inv 2

$$C_L = 110 \text{ fF}$$

$$P = (110 \times 10^{-15}) (9) (76.8 \times 10^3) = \boxed{76 \text{ nW}}$$

Inv 3

$$C_L = 47 \text{ fF}$$

$$P = \boxed{90 \text{ nW}}$$

Inv 4

$$C_L = 328 \text{ fF}$$

$$P = \boxed{631 \text{ nW}}$$

$$\text{Total Power} = 895 \text{ nW}$$

$$(895 \times 10^{-9} \text{ W}) (1024) = \boxed{0.91 \text{ mW}}$$

Delay

Clock Inverter

$$T_{\text{db}} = C \frac{dV}{dt}$$

$$\tau_t = \frac{C dV}{I_D}$$

$$= \frac{(4.8 \text{ fF})(2.7 - 0.3)}{0.00012} = 0.56 \text{ ns}$$

Inverter for NAND

$$\frac{C dV}{I_D}$$

$$= \frac{(4.2 \text{ fF})(1.5)}{0.00012} = 0.505 \text{ ns}$$

~~0.505 ns~~

Inv #1

$$\frac{C dV}{I_D} = \frac{(110 \text{ fF})(2.4)}{0.00012} = 1.4 \text{ ns}$$

Inv #2

$$\frac{C dV}{I_D} = \frac{(47 \text{ fF})(2.4)}{0.00042} = 0.116 \text{ ns}$$

Inv #3

$$\frac{C dV}{I_D} = \frac{(328 \text{ fF})(4)}{0.00133} = 0.62 \text{ ns} = \Delta t_1$$

$$\frac{(328 \text{ fF})(4)}{0.000189} = 4.3 \text{ ns} = \Delta t_0$$

Inv #4

$$\frac{C dV}{I_D} = \frac{(200 \times 10^{-12} \text{ F})(4)}{0.004} = 125 \text{ ns}$$

Noise Margin for Inv #3

$$V_M = \frac{V_{TH} + \sqrt{\frac{K_P}{K_N} (V_{DD} + V_{TL})}}{1 + \sqrt{\frac{K_P}{K_N}}}$$

$$\frac{1 + 0.38(5+1)}{1+0.38} = 2.38 \text{ V} \quad \text{VM}$$

$$\begin{aligned} g_{mn} &= k_n (V_M - V_{TN}) \\ &= \left(\frac{W}{L}\right)_n \cdot 50 \times 10^{-6} \cdot (V_M - V_{TN}) \\ &= 3.53 \times 10^{-7} \cdot (1.38) \\ &= 4.9 \times 10^{-7} \text{ // } g_{mn} \end{aligned}$$

$$\begin{aligned} g_{mp} &= K_P (V_{DD} - V_M + V_{TP}) \\ &= (5 \times 10^{-5}) (5 - 2.38 - 1) \\ &= 8.1 \times 10^{-5} \text{ // } g_{mp} \end{aligned}$$

$$\begin{aligned} r_{on} &= 1 / 2_n I_{Dn} \\ &= \left[(7 \times 10^{-2}) (0.0133) \right]^{-1} = 10741 \text{ // } r_{on} \end{aligned}$$

$$\begin{aligned} r_{op} &= 1 / 2_p I_{Dp} \\ &= 1 / \left[(1 \times 10^{-2}) (0.0133) \right] = 10741 \text{ // } r_{op} \end{aligned}$$

$$\begin{aligned} A_v &= -(g_{mn} + g_{mp}) (r_{on} \parallel r_{op}) \\ &= -(4.9 \times 10^{-7} + 8.1 \times 10^{-5}) (5370.5) \\ &= -3.1 \end{aligned}$$

$$\begin{aligned} NML &= V_M + (V_{DD} - V_M) / A_v \\ &= 2.38 + (5 - 2.38) / -3.1 \\ &= 1.54 \end{aligned}$$

$$\begin{aligned} NM_H &= V_{DD} - V_M + V_M / A_v \\ &= 5 - 2.38 + 2.38 / -3.1 \\ &= 1.85 \end{aligned}$$

Estimate Propagation Delay

$$V_{IH} = V_M - \frac{V_M}{A_V}$$

$$= 2.38 - \frac{2.38}{-3.1}$$

$$= \boxed{3.15V}$$

$$NM_H = V_{OH} - V_{IH}$$

$$1.85 = V_{OH} - 3.15$$

$$\rightarrow V_{OH} = 5$$

$$t_{PH1} = \frac{(C_0 + C_P) V_{OH} / 2}{k_p / 2 (V_{DD} - V_{TP})^2} \quad \text{NAND}$$

$$\frac{(10.7 \times 10^{-15})(1.5V)}{(25 \times 10^{-6})(3 - 0.7)^2} = \boxed{0.12ns}$$

PASS GATE

$$t_{pd} = \frac{C_L \cdot \frac{V_{DD}}{2}}{I_{DLN} + I_{DHP}}$$

$$= \frac{(44.8 \times 10^{-15} F) \left(\frac{3}{2}\right)}{(1.000148 + 1.000265)}$$

$$= \boxed{0.16ns}$$

$$I_{DLN} = \frac{(2.50 \times 10^{-6})}{2} (3 - 0.7)^2 + \frac{k_n}{2} \left(V_{DD} - \frac{V_{DD}}{2} - V_{TN} \right)^2$$

$$= 1.000148A$$

$$I_{DHP} = \frac{6}{1.5} (25 \times 10^{-6}) (3 - 0.7)^2$$

$$= 1.000265A$$

$$\tau_{pd0} = .56ns + 0.16ns + 0.05ns + 0.12ns + 1.4ns + 1.6ns + 4.3ns + 125ns$$

$$= \boxed{131.75ns}$$

$$\tau_{pd1} = \boxed{128.15ns}$$

Minimum Noise Marg: 7

Inv 1

$$L = 1.5 \quad \omega_n = 3 \\ \omega_p = 6$$

$$V_M = \frac{V_{TN} + \sqrt{\frac{k_p}{k_n} (V_{DD} - V_{TP})}}{1 + \sqrt{\frac{k_p}{k_n}}}$$

since $\frac{k_p}{k_n} = \frac{(\frac{W}{L})_p (25 \times 10^{-6})}{(\frac{W}{L})_n (50 \times 10^{-6})}$

$$\frac{k_p}{k_n} = 1$$

$$V_M = \frac{0.7 + (3 - 0.7)}{2} = 1.5 \text{ V} \quad \text{// } V_M$$

$$g_{mn} = k_n (V_M - V_{TN}) \\ = (100 \times 10^{-6}) (1.5 - 0.7) \\ = 8 \times 10^{-5} \text{ // } g_{mn}$$

$$g_{mp} = k_p (V_{DD} - V_M + V_{TP}) \\ = 50 \times 10^{-6} (3 - 1.5 - 0.7) \\ = 4 \times 10^{-5} \text{ // } g_{mp}$$

$$r_{on} = \frac{1}{\lambda I_D} = \frac{1}{(7 \times 10^{-3}) (100 \mu A)} = 119048$$

$$r_{op} = r_{on} = 119047$$

$$r_{on} // r_{op} = 59524$$

$$A_v = -(g_{mn} + g_{mp}) (r_{on} // r_{op}) \\ = -7.14 \text{ // } A_v$$

$$NML = V_M + (V_{DD} - V_M) / A_v \\ = 1.5 + (3 - 1.5) / -7.14$$

$$NML = 1.29 = NMH \quad \text{minimum!}$$

All SPICE Code

Simulated power dissipation from output file
pdiss= 8.6840E-07 from= 0.0000E+00 to= 1.3330E-02

My MOSFET Models

.model NMOSL NMOS LEVEL=1 TOX=1.5E-08 VTO=0.7 KP=50E-06 LAMBDA=7E-02 CJ=1E-04
+ CJSW=5E-10 PB=0.9 *Low VT NMOS

.model PMOSL PMOS LEVEL=1 TOX=1.5E-08 VTO=-0.7 KP=25E-06 LAMBDA=7E-02 CJ=3E-04
+ CJSW=3.5E-10 PB=0.9 *Low VT PMOS

.model NMOSH NMOS LEVEL=1 TOX=1.5E-08 VTO=1.0 KP=50E-06 LAMBDA=7E-02 CJ=1E-04
+ CJSW=5E-10 PB=0.9 *High VT NMOS

.model PMOSH PMOS LEVEL=1 TOX=1.5E-08 VTO=-1.0 KP=25E-06 LAMBDA=7E-02 CJ=3E-04
+ CJSW=3.5E-10 PB=0.9 *High VT PMOS

Circuit for Design Project 1

.options post
.op
.inc 'mos_models' *includes the my mosfet models

vdd_3 vdd3 0 dc 3 *supply voltage vdd=3v *vdd for low vt
vdd_5 vdd5 0 dc 5 *supply voltage vdd=5v *vdd for high vt

vrs rs 0 pulse(0 3 0 100n 100n 6.5u 13.33m) *vrs pulse
vclk clk 0 pulse(0 3 0 100n 100n 3.055u 13.02u) *clock

venable enable 0 dc 3 *enable voltage = 3v

initial inverter

mninv1 inv_clk clk 0 0 nmosl l=1.5u w=3u pd=15u ps=15u ad=18p as=18p
mpinv1 inv_clk clk vdd3 vdd3 pmosl l=1.5u w=6u pd=18u ps=18u ad=36p as=36p

* the transmission gate *

mninv2tgate rs clk tg_out 0 nmosl l=1.5u w=3u pd=15u ps=15u ad=18p as=18p
mpinv2tgate tg_out inv_clk rs vdd3 pmosl l=1.5u w=6u pd=15u ps=15u ad=36p as=36p

inverter for nand gate

mninv3 tg_inv tg_out 0 0 nmosl l=1.5u w=3u pd=15u ps=15u ad=18p as=18p
mpinv3 tg_inv tg_out vdd3 vdd3 pmosl l=1.5u w=6u pd=18u ps=18u ad=36p as=36p

the nand gate

mninv4nand l tg_inv 0 0 nmosl l=1.5u w=3.0u pd=15u ps=15u ad=18p as=18p
mninv5nand nand_out enable 1 0 nmosl l=1.5u w=3.0u pd=15u ps=15u ad=18p as=18p
mpinv4nand nand_out tg_inv vdd3 vdd3 pmosl l=1.5u w=3.0u pd=15u ps=15u ad=18p as=18p
mpinv5nand nand_out enable vdd3 vdd3 pmosl l=1.5u w=3.0u pd=15u ps=15u ad=18p as=18p

buffer chain w/ 4 inverters

```
*****
*Noise margins for Vout*
*****

.options post
.op
.inc 'mos_models' *includes the my mosfet models

vdd_3 vdd3 0 dc 3 *supply voltage vdd=3v *vdd for low vt
vdd_5 vdd5 0 dc 5 *supply voltage vdd=5v *vdd for high vt

mninv9 v_out 4 0 0 nmosh l=1.5u w=31.7u pd=43.7u ps=43.7u ad=190p as=190p
mpinv9 v_out 4 vdd5 vdd5 pmosh l=1.5u w=63.5u pd=75u ps=75u ad=381p as=381p


Vin 4 0 dc 0

.dc vin 0 5 .05

.end
```

Wave	Symbol
D0:A0:v(clk)	
D0:A0:v(v_out)	

circuit for design project 1




Wave	Symbol
DD:A0V(inv_clk)	△

Minimum Noise Margin


$$NML = V_{IL} - V_{OL}$$



$$= 1.25 - 0.115$$


$$= \boxed{1.055 \text{ V}}$$






Wave	Symbol
D0:A0:v_out	*



Wave	Symbol
D0:A0:v(clk)	
D0:A0:v(v_out)	




Wave	Symbol
D0:A0:v(clk)	
D0:A0:v(_out)	




Voltagess (lin)

OK!



Wave	Symbol
D0:A0:v(ck)	△
D0:A0:v(v_out)	□

Wave	Symbol
D0:A0:v(gk)	
D0:A0:v(v_out)	