

Lecture 6

PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Outline

1. Introduction to MOS structure
2. Electrostatics of MOS in thermal equilibrium
3. Electrostatics of MOS out of thermal equilibrium

Reading Assignment:


Howe and Sodini, Chapter 3, Sections 3.7-3.8

Summary of Key Concepts

- Charge redistribution in MOS structure in thermal equilibrium
 - SCR in semiconductor
 - *ψ built-in potential across MOS structure.*
- In most cases, we can use depletion approximation in semiconductor SCR
- Application of voltage modulates depletion region width in semiconductor
 - **No current flows**

1. Introduction

Metal-Oxide-Semiconductor structure




MOS at the heart of the electronics revolution:

- Digital and analog functions
 - Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is key element of Complementary Metal-Oxide-Semiconductor (CMOS) circuit family
- Memory function
 - Dynamic Random Access Memory (DRAM)
 - Static Random Access Memory (SRAM)
 - Non-Volatile Random Access Memory (NVRAM)
- Imaging
 - Charge Coupled Device (CCD) camera
- Displays
 - Active Matrix Liquid Crystal Displays (AMLCD)
- ...

2. MOS Electrostatics in equilibrium

Idealized 1D structure:




- **Metal:** does not tolerate volume charge
 - \Rightarrow charge can only exist at its surface
- **Oxide:** insulator and does not have volume charge
 - \Rightarrow no free carriers, no dopants
- **Semiconductor:** can have volume charge
 - \Rightarrow Space charge region (SCR)

Oxide “leaks”: given enough time, thermal equilibrium can be established by charge exchange between metal and semiconductor

MOS structure: sandwich of dissimilar materials
 \Rightarrow carrier transfer \Rightarrow space-charge region in equilibrium
 \Rightarrow built-in potential



For most metals on p-Si, equilibrium achieved by electrons diffusing from metal to semiconductor and holes from semiconductor to metal:



Remember: $n_0 p_0 = n_i^2$

**Fewer holes near Si / SiO₂ interface
⇒ ionized acceptors exposed (*volume charge*)**

Space Charge Density



- In semiconductor: space-charge region close Si /SiO₂ interface
 - can do *depletion approximation*
- In metal: sheet of charge at metal /SiO₂ interface
 - *Space-charge region*
- Overall charge neutrality

$$\begin{array}{ll}
 \mathbf{x} = -\mathbf{t}_{ox}; & \sigma = Q_G \\
 -\mathbf{t}_{ox} < \mathbf{x} < 0; & \rho_o(\mathbf{x}) = 0 \\
 0 < \mathbf{x} < \mathbf{x}_{do}; & \rho_o(\mathbf{x}) = -qN_a \\
 \mathbf{x}_{do} < \mathbf{x}; & \rho_o(\mathbf{x}) = 0
 \end{array}$$

Electric Field


Integrate Gauss's equation

$$\mathbf{E}_o(\mathbf{x}_2) - \mathbf{E}(\mathbf{x}_1) = \frac{1}{\epsilon} \int_{\mathbf{x}_1}^{\mathbf{x}_2} \rho(\mathbf{x}) \, d\mathbf{x}'$$


At interface between oxide and semiconductor, there is a change in **permittivity** \Rightarrow change in electric field

$$\epsilon_{\text{ox}} \mathbf{E}_{\text{ox}} = \epsilon_s \mathbf{E}_s$$

$$\frac{\mathbf{E}_{\text{ox}}}{\mathbf{E}_s} = \frac{\epsilon_s}{\epsilon_{\text{ox}}} \approx 3$$



Start integrating from deep inside semiconductor:



$$\mathbf{x}_{do} < \mathbf{x}; \quad \mathbf{E}_o(\mathbf{x}) = 0$$

$$0 < \mathbf{x} < \mathbf{x}_{do}; \quad \mathbf{E}_o(\mathbf{x}) - \mathbf{E}_o(\mathbf{x}_{do}) = \frac{1}{\epsilon_s} \int_{x_{do}}^x -qN_a \, dx' = -\frac{qN_a}{\epsilon_s} (\mathbf{x} - \mathbf{x}_{do})$$

$$-t_{ox} < \mathbf{x} < 0; \quad \mathbf{E}_o(\mathbf{x}) = \frac{\epsilon_s}{\epsilon_{ox}} \mathbf{E}_o(\mathbf{x} = 0^+) = \frac{qN_a x_{do}}{\epsilon_{ox}}$$

$$\mathbf{x} < -t_{ox}; \quad \mathbf{E}(\mathbf{x}) = 0$$

Electrostatic Potential


(with $\phi=0$ @ $n_o=p_o=n_i$)

$$\phi = \frac{kT}{q} \cdot \ln \frac{n_o}{n_i} \quad \phi = -\frac{kT}{q} \cdot \ln \frac{p_o}{n_i}$$

In QNR,s, n_o and p_o are known \Rightarrow can determine ϕ

$$\text{in p-QNR: } p_o=N_a \Rightarrow \phi_p = -\frac{kT}{q} \cdot \ln \frac{N_a}{n_i}$$



$$\text{in } n^+\text{-gate: } n_o=N_d^+ \Rightarrow \phi_g = \phi_{n^+}$$



Built-in potential:

$$\phi_B = \phi_g - \phi_n = \phi_{n^+} + \frac{kT}{q} \cdot \ln \frac{N_a}{n_i}$$

To obtain $\phi_o(x)$, integrate $E_o(x)$; start from deep inside semiconductor bulk:



$$\mathbf{x_{do} < x}$$

$$\phi_o(x) = \phi_p$$

$$0 < \mathbf{x} < \mathbf{x_{do}}$$

$$\phi_o(x) - \phi_o(x_{do}) = - \int_{x_{po}}^x - \frac{qN_a}{\epsilon_s} (x' + x_{po}) dx'$$

$$\phi_o(x) = \phi_p + \frac{qN_a}{2\epsilon_s} (x - x_{do})^2$$

$$-\mathbf{t_{ox}} < \mathbf{x} < 0$$

$$\phi_o(x) = \phi_p + \frac{qN_a x_{do}^2}{2\epsilon_s} + \frac{qN_a x_{do}}{\epsilon_{ox}} (-x)$$

$$\mathbf{x} < -\mathbf{t_{ox}}$$

$$\phi_o(x) = \phi_{n+}$$

Almost done

Still do not know $x_{do} \Rightarrow$ need one more equations

Potential difference across structure has to add up to ϕ_B :

$$\phi_B = V_{B,0} + V_{ox,0} = \frac{qN_a x_{do}^2}{2\epsilon_s} + \frac{qN_a x_{do} t_{ox}}{\epsilon_{ox}}$$

Solve quadratic equation:

$$x_{do} = \frac{\epsilon_s}{\epsilon_{ox}} t_{ox} \left[\sqrt{1 + \frac{2\epsilon_{ox}^2 \phi_B}{\epsilon_s q N_a t_{ox}^2}} - 1 \right] = \frac{\epsilon_s}{C_{ox}} \left[\sqrt{1 + \frac{2C_{ox}^2 \phi_B}{\epsilon_s q N_a}} - 1 \right]$$



where C_{ox} is the capacitance per unit area of oxide

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

Now problem is completely solved!


There are also contact potentials

⇒ total potential difference from contact to contact is zero!



3. MOS out of equilibrium

Apply voltage to gate with respect to semiconductor:



Electrostatics of MOS structure affected


\Rightarrow potential difference across entire structure now $\neq 0$

How is potential difference accommodated?

Potential can drop in:

- gate contact
- n^+ -polysilicon gate
- oxide
- semiconductor SCR
- semiconductor QNR
- semiconductor contact

Potential difference shows up across oxide and SCR in semiconductor




Oxide is an insulator \Rightarrow no current anywhere in structure

In SCR, quasi-equilibrium situation prevails
 \Rightarrow New balance between drift and diffusion

- Electrostatics qualitatively identical to thermal equilibrium (*but amount of charge redistribution is different*)
- $np = n_i^2$

Apply $V_{GB} > 0$: potential difference across structure increases
 \Rightarrow SCR expands into semiconductor substrate:



Simple way to remember:

with $V_{GB} > 0$, gate attracts electrons and repels holes.

Qualitatively, physics unaffected by application of $V_{GB} > 0$. Use mathematical formulation in thermal equilibrium, but:

$$\phi_B \rightarrow \phi_B + V_{GB}$$

For example:

$$x_d(V_{GB}) = \frac{\epsilon_s}{C_{ox}} \left[\sqrt{1 + \frac{2C_{ox}^2 (\phi_B + V_{GB})}{\epsilon_s q N_a}} - 1 \right]$$

$$V_{GB} \uparrow \rightarrow x_d \uparrow$$

What did we learn today?

Summary of Key Concepts

- Charge redistribution in MOS structure in thermal equilibrium
 - SCR in semiconductor
 - \Rightarrow **built-in potential across MOS structure.**
- In most cases, we can do depletion approximation in semiconductor SCR
- Application of voltage modulates depletion region width in semiconductor
 - **No current flows**