


- Crossover Distortion
- •FETS
- Spec sheets
- Configurations
- Applications


#### Acknowledgements:

Neamen, Donald: Microelectronics Circuit Analysis and Design, 3<sup>rd</sup> Edition

## Three Stage Amplifier – Crossover Distortion Hole



## **Crossover Distortion Analysis**



The emitter follows the base by 0.6v,  $v_e$  incrementally follows  $v_b$ 

The emitter current 
$$i_E = \frac{v_E - (-15)}{1000} + \frac{v_E - v_{OUT}}{10000}$$

The collector voltage, assuming large  $\beta$  (  $i_E = i_C$  ) is  $v_C = 15-1000i_C$ 

Then 
$$\Delta v_C = -\frac{11}{10} \Delta v_B + \frac{1}{10} v_{OUT}$$


Now we have enough information, i.e. equations to put everything together.

$$v_{OUT} = -570 \left( -\frac{11}{10} v_{IN} + \frac{1}{10} v_{OUT} \right)$$

$$v_{OUT} \left( 1 + \frac{570}{10} \right) = 570 \left( \frac{11}{10} \right) v_{IN}$$

$$\frac{v_{OUT}}{v_{IN}} = \frac{570 \left( \frac{11}{10} \right)}{1 + \frac{570}{10}} \approx 10.8$$

## **Crossover Distortion Analysis**



$$v_e = -\frac{11}{10}v_{in} + \frac{1}{10}v_{out}$$

$$v_g = -570v_e$$

$$v_{out} = -570 \left( -\frac{11}{10} v_{in} + \frac{1}{10} v_{out} \right) + v_n$$

$$v_{out} = \frac{-570 \frac{-11}{10}}{1 + 570 \frac{1}{10}} v_{in} + \frac{1}{1 + 570 \frac{1}{10}} v_n \approx 10.81 v_{in} + 0.0172 v_n$$

 The distortion 0.6v in each direction or 1.2v total resulting in a hole that is:

0.0172\*1.2 ~ 0.02v

Increasing open loop gain will reduce the crossover distortion.

## BJT - FET

## **Bipolar Junction Transistor**

- Three terminal device
- Collector current controlled by base current  $i_{b=}f(V_{be})$
- Think as current amplifier
- NPN and PNP

### **Field Effect Transistor**


- Three terminal device
- Channel conduction controlled by electric field
- No forward biased junction i.e. no current
- JFETs, MOSFETs
- Depletion mode, enhancement mode

## **BJT - JFETS - MOSFETS**

|                    | ВЈТ     | JFET        | MOSFET         |
|--------------------|---------|-------------|----------------|
| Circa              | 1960    | 1970        | 1980           |
| Gm/I (signal gain) | Best    | Better      | Good           |
|                    |         |             |                |
| Isolation          |         | PN Junction | Metal Oxide*   |
| ESD                | Low     | Moderate    | Very sensitive |
| Control            | Current | Voltage     | Voltage        |
| Power              | YES     | No          | Yes            |


\*silicon dioxide

## Voltage Noise \*




<sup>\*</sup> Horowitz & Hill, Art of Electronics 3<sup>rd</sup> Edition p 170

## **FET Family Tree**



## Transistor Polarity Mapping\*



<sup>\*</sup> Horwitz & Hill, the Art of Electronics, 3rd Edition

## **MOSFET & JFETS**

#### MOSFETS


- Much more finicky difficult process (to make) than JFET's.
- Good news: Extremely high input impedance. Zero input current.
- Bad news: Easily blown up by ESD on the gate. Add protection circuit and input bias current becomes at best comparable to JFET's.
- Good news: Essentially infinitely fast. If you change the gate voltage, the device will respond instantaneously! Essentially always in static equilibrium.
- Bad news: It can be *really* hard to change the gate voltage quickly!
   (especially power devices BIG BIG capacitor)
- Much better power devices than JFET's. (There were briefly power JFET's as output devices in audio amps. Too many blew up.)
- And you can't make digital VLSI out of JFET's.

## **MOSFET vs JFETS**


#### • JFFT's


- Very simple manufacturing process like BJT's. Much cheaper than (discrete) MOSFET's. Quieter than MOSFET's.
- Low input bias current like back biased diode. As low as 10pA.
- But note this doubles every 6 deg C! At high temps a JFET op amp can have more input current than some bipolar op amps!
- Used in microphones, hearing aids and other high impedance sources (electret microphones have very high output impedance) because of low noise and ruggedness compared to MOSFET's.
- Fast. Used on many high speed scope probes. Was major advance in bias current and speed over bipolar-input op amps. See data sheets of (JFET input) LF356 series and compare to then bipolars.
- Downside is input capacitance can't be as low as some BJT's.
- Wide spread in threshold voltage and zero-Vgs current. Sometimes requires sorting and selecting for a given circuit.

## **MOSFET Symbols**




| PRODUCT SUMMARY            |                          |     |  |  |  |  |  |
|----------------------------|--------------------------|-----|--|--|--|--|--|
| V <sub>DS</sub> (V)        | - 100                    |     |  |  |  |  |  |
| R <sub>DS(on)</sub> (Ω)    | V <sub>GS</sub> = - 10 V | 1.2 |  |  |  |  |  |
| Q <sub>g</sub> (Max.) (nC) | 8.7                      |     |  |  |  |  |  |
| Q <sub>gs</sub> (nC)       | 2.2                      |     |  |  |  |  |  |
| Q <sub>gd</sub> (nC)       | 4.1                      |     |  |  |  |  |  |
| Configuration              | Sing                     | le  |  |  |  |  |  |






N-Channel MOSFET

## JFET: Junction FET Symbol




6.101 Spring 2020

## Simple Model of MOSFET



MOSFET made VSLI (microprocessors and memories) possible.

Very high input resistance Voltage controlled device ~25 V max operating




off state on state

 $V_{gs} < V_t$   $V_{gs} \ge V_t$ 

 $\begin{array}{l} \textrm{2N7000} \\ \textrm{R}_{\textrm{on}} \textrm{ 7.5 } \Omega \\ \textrm{@50ma} \end{array}$ 

IRFD9110 Ron 1.2  $\Omega$ @0.42A


## MOSFETS: Gain & non-linearity



MOSFETs (metal-oxide-semiconductor field-effect transistors) are four-terminal voltage-controlled switches. Current flows between the diffusion terminals if the voltage on the gate terminal is large enough to create a conducting "channel", otherwise the mosfet is off and the diffusion terminals are not connected.

## FETs as switches

The four terminals of a Field Effect Transistor (gate, source, drain and bulk) connect to conductors that generate a complicated set of electric fields in the channel region which depend on the relative




#### INVERSION:


A sufficiently strong vertical field will attract enough electrons to the surface to create a conducting n-type channel between the source and drain. The gate voltage when the channel first forms is called the *threshold voltage* -- the mosfet switch goes from "off" to "on".

If a channel exists, a horizontal field will cause a drift current from the drain to the source.


6.004 Chris Terman


## Four states of MOSFET for different Vgs and Vds






Linear operating region (ohmic mode)







Saturation mode


Olivier Deleage and Peter Scott (CC BY-SA 3.0)

## What's the difference between the drain and the source?


MOSFET's can be symmetrical and drain and source interchangeable. Especially inside IC's.

But discrete devices (with few exceptions) have input protection networks on the gate to protect against ESD. Also, the substrate must connect somewhere.

Once the input protection clamping and the substrate are connected to a terminal, that must be the source.




P-Channel MOSFET



N-Channel MOSFET

## Classic "ideal" MOSFET characteristics -

Flat curves in saturation region assume "long" channel



MOSFET BJT

## "ideal" MOSFET curves continued

Triode mode, or "linear" mode, or ohmic region.

$$I_D = \mu_n C_{ox} \frac{W}{L} \left( (V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

Saturation or active mode.

 $K_n$  = transconductance parameter


$$I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{th})^2 (1 + \lambda (V_{DS} - V_{DSsat}))$$

As the channel length becomes short, these equations become inaccurate. At the channel ends, source and drain regions causing "fringing" effects and Distort the electric fields from the "ideal" case used to derive above eq's.

For analog design, long-channel MOSFET's can offer extremely high output Impedance, making excellent "stiff" current sources.

Minimum geometry transistors used in digital VLSI do not have such flat curves.

# Channel Length Modulation: Early Voltage




Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



2N5457 2N5458 2N5459 MMBF5457 MMBF5458 MMBF5459





2N5457 / 5458 / 5459 / MMBF5457 / 5458 / 5459

#### N-Channel General Purpose Amplifier

This device is a low level audio amplifier and switching transistors, and can be used for analog switching applications. Sourced from Process 55.

#### Absolute Maximum Ratings\*

TA = 25°C unless otherwise noted

| Symbol                            | Parameter  | Value       | Units |
|-----------------------------------|--|-------------|-------|
| V <sub>DG</sub>                   | Drain-Gate Voltage                               | 25          | V     |
| V <sub>GS</sub>                   | Gate-Source Voltage                              | - 25        | V     |
| GF                                | Forward Gate Current                             | 10          | mA    |
| T <sub>J</sub> , T <sub>stg</sub> | Operating and Storage Junction Temperature Range | -55 to +150 | °C    |

<sup>\*</sup>These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

1) These ratings are based on a maximum junction temperature of 150 degrees C.
2) These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.

#### Thermal Characteristics TA = 25°C unless otherwise noted

| Symbol         | Characteristic                          | 1           | Max            |       |  |  |
|----------------|---|-------------|----------------|-------|--|--|
|                |   | 2N5457-5459 | *MMBF5457-5459 |       |  |  |
| P <sub>D</sub> | Total Device Dissipation                | 625         | 350            | mW    |  |  |
|                | Derate above 25°C                       | 5.0         | 2.8            | mW/°C |  |  |
| Reuc           | Thermal Resistance, Junction to Case    | 125         |                | °C/W  |  |  |
| ReJA           | Thermal Resistance, Junction to Ambient | 357         | 556            | °C/W  |  |  |

## JFET p-channel

# 2N5457 / 5458 / 5459 /MMBF5457 / 5458 / 5459

#### **Need gate-source** cutoff voltage

## N-Channel General Purpose Amplifier (continued)

| Electri | cal Characteristics TA= | 25°C unless otherwise noted |     |     |     |       |
|---------|-------------------------|-----------------------------|-----|-----|-----|-------|
| Symbol  | Parameter               | Test Conditions             | Min | Тур | Max | Units |

#### OFF CHARACTERISTICS

| V <sub>(BR)GSS</sub> | Gate-Source Breakdown Voltage | $I_G = 10 \mu A, V_{DS} = 0$  | - 25                                |                         |                         | V           |
|----------------------|-------------------------------|---|-------------------------------------|-------------------------|-------------------------|-------------|
| lgss                 | Gate Reverse Current          | V <sub>GS</sub> = -15 V, V <sub>DS</sub> = 0<br>V <sub>GS</sub> = -15 V, V <sub>DS</sub> = 0, T <sub>A</sub> = 10 | 00°C                                |                         | - 1.0<br>- 200          | nA<br>nA    |
| V <sub>GS(off)</sub> | Gate-Source Cutoff Voltage    | V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 nA 54   | 457 - 0.5<br>458 - 1.0<br>459 - 2.0 |                         | - 6.0<br>- 7.0<br>- 8.0 | V<br>V      |
| V <sub>GS</sub>      | Gate-Source Voltage           | V <sub>DS</sub> = 15 V, I <sub>D</sub> = 200 μA 54  | 457<br>458<br>459                   | - 2.5<br>- 3.5<br>- 4.5 |                         | V<br>V<br>V |

#### ON CHARACTERISTICS

| Ipss | Zero-Gate Voltage Drain Current*       | $V_{DS} = 15 \text{ V}, V_{GS} = 0$ | 5457 | 1.0 | 3.0 | 5.0 | mA |
|------|--|-------------------------------------|------|-----|-----|-----|----|
|      | ************************************** | TO FEMALE SERVICES STREET           | 5458 | 2.0 | 6.0 | 9.0 | mA |
|      |  |                                     | 5459 | 4.0 | 9.0 | 16  | mA |

#### SMALL SIGNAL CHARACTERISTICS

| gfs . | Forward Transfer Conductance* | $V_{DS} = 15 \text{ V}, V_{GS} = 0, f = 1.0 \text{ kHz}$  |      |     |      |       |
|-------|-------------------------------|---|------|-----|------|-------|
|       |                               | 5457  | 1000 |     | 5000 | μmhos |
|       |                               | 5458  | 1500 |     | 5500 | umhos |
|       |                               | 5459  | 2000 |     | 6000 | μmhos |
| gos   | Output Conductance*           | V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0, f = 1.0 kHz  |      | 10  | 50   | μmhos |
| Ciss  | Input Capacitance             | $V_{DS} = 15 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$  |      | 4.5 | 7.0  | pF    |
| Crss  | Reverse Transfer Capacitance  | V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0, f = 1.0 MHz  |      | 1.5 | 3.0  | pF    |
| NF    | Noise Figure                  | V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0, f = 1.0 kHz,<br>R <sub>G</sub> = 1.0 megohm, BW = 1.0 Hz |      |     | 3.0  | dB    |

Pulse Test: Pulse Width ≤ 300 ms, Duty Cycle ≤ 2%

## 2N7000 n-channel


#### 2N7000 / 2N7002 / NDS7002A N-Channel Enhancement Mode Field Effect Transistor

#### General Description

These N-Channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching performance. They can be used in most applications requiring up to 400mA DC and can deliver pulsed currents up to 2A. These products are particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.

#### **Features**

- High density cell design for low R<sub>DS(ON)</sub>.
- Voltage controlled small signal switch.
- Rugged and reliable.
- · High saturation current capability.




| Absolute Maximum Ratings | T, = 25°C unless otherwise noted |
|--------------------------|----------------------------------|
|--------------------------|----------------------------------|

| Symbol                           | Parameter  | 2N7000                | 2N7002 | NDS7002A | Units |  |
|----------------------------------|--|-----------------------|--------|----------|-------|--|
| V <sub>DSS</sub>                 | Drain-Source Voltage   |                       | 60     | -        | V     |  |
| V <sub>DGR</sub>                 | Drain-Gate Voltage (R <sub>ge</sub> ≤ 1 MΩ)  |                       | 60     |          | V     |  |
| V <sub>GSS</sub>                 | Gate-Source Voltage - Continuous   | ±20                   |        |          |       |  |
|                                  | - Non Repetitive (tp < 50µs)   |                       | ±40    |          |       |  |
| I <sub>D</sub>                   | Maximum Drain Current - Continuous   | 200                   | 115    | 280      | mA    |  |
|                                  | - Pulsed   | 500                   | 800    | 1500     |       |  |
| P <sub>D</sub>                   | Maximum Power Dissipation  | 400                   | 200    | 300      | mW    |  |
|                                  | Derated above 25°C   | 3.2                   | 1.6    | 2.4      | mW/°C |  |
| T <sub>J</sub> ,T <sub>stg</sub> | Operating and Storage Temperature Range  | -55 to 150 -65 to 150 |        | °C       |       |  |
| T <sub>L</sub>                   | Maximum Lead Temperature for Soldering<br>Purposes, 1/16" from Case for 10 Seconds |                       | 300    | a        | °C    |  |

## 2N7000

| Symbol              | Parameter  | Conditions                                       |                       | Type               | Min     | Тур  | Max  | Units |
|---------------------|--|--|-----------------------|--------------------|---------|------|------|-------|
| OFF CHA             | RACTERISTICS   |  |                       |                    |         |      |      |       |
| BV <sub>DSS</sub>   | Drain-Source Breakdown Voltage   | $V_{GS} = 0 \text{ V, } I_{D} = 10  \mu\text{A}$ |                       | All                | 60      |      |      | ٧     |
| I <sub>DSS</sub>    | Zero Gate Voltage Drain Current  | V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V    |                       | 2N7000             |         |      | 1    | μA    |
|                     |  |  | T <sub>J</sub> =125°C | 1 1                |         |      | 1    | mA    |
|                     |  | V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V    |                       | 2N7002             |         |      | 1    | μА    |
|                     |  |  | T <sub>J</sub> =125°C | NDS7002A           |         |      | 0.5  | mA    |
| GSSF                | Gate - Body Leakage, Forward   | V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0 V    |                       | 2N7000             |         |      | 10   | nA    |
|                     | 7,000  | V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V    |                       | 2N7002<br>NDS7002A |         |      | 100  | nA    |
| GSSR                | Gate - Body Leakage, Reverse   | V <sub>GS</sub> = -15 V, V <sub>DS</sub> = 0 V   |                       | 2N7000             |         |      | -10  | nA    |
|                     |  | V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V   |                       | 2N7002<br>NDS7002A |         |      | -100 | nA    |
| ON CHAP             | RACTERISTICS (Note 1)  |  |                       |                    |         |      |      |       |
| $V_{\text{GS(th)}}$ | Gate Threshold Voltage   | $V_{DS} = V_{GS}$ , $I_{D} = 1 \text{ mA}$       |                       | 2N7000             | 0.8     | 2.1  | 3    | ٧     |
|                     |  | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$             |                       | 2N7002<br>NDS7002A | 1       | 2.1  | 2.5  |       |
| R <sub>DS(ON)</sub> | Static Drain-Source On-Resistance  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA  |                       | 2N7000             |         | 1.2  | 5    | Ω     |
|                     |  |  | T <sub>J</sub> =125°C |                    |         | 1.9  | 9    |       |
|                     |  | $V_{GS} = 4.5 \text{ V, } I_{D} = 75 \text{ mA}$ |                       | 2                  |         | 1.8  | 5.3  | I     |
|                     |  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA  |                       | 2N7002             | 1.2 7.5 | 7.5  |      |       |
|                     |  |  | T <sub>J</sub> =100°C |                    |         | 1.7  | 13.5 |       |
|                     |  | $V_{gs} = 5.0 \text{ V, } I_{D} = 50 \text{ mA}$ |                       | 1.7 7.5            | 7.5     | İ    |      |       |
|                     |  |  | T <sub>J</sub> =100C  | 1 1                |         | 2.4  | 13.5 |       |
|                     | The state of the s | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA  |                       | NDS7002A           |         | 1.2  | 2    |       |
|                     |  |  | T <sub>J</sub> =125°C |                    |         | 2    | 3.5  |       |
|                     |  | V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 50 mA  |                       | 1 1                |         | 1.7  | 3    |       |
|                     |  |  | T <sub>J</sub> =125°C | 1 1                |         | 2.8  | 5    |       |
| V <sub>DS(ON)</sub> | Drain-Source On-Voltage  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA  |                       | 2N7000             |         | 0.6  | 2.5  | ٧     |
|                     |  | $V_{GS} = 4.5 \text{ V}, I_D = 75 \text{ mA}$    |                       |                    |         | 0.14 | 0.4  | T     |
|                     |  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500mA   |                       | 2N7002             |         | 0.6  | 3.75 |       |
|                     |  | $V_{gs} = 5.0 \text{ V}, I_{D} = 50 \text{ mA}$  |                       | 1 1                |         | 0.09 | 1.5  |       |
|                     |  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500mA   |                       | NDS7002A           |         | 0.6  | 1    |       |
|                     |  | V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 50 mA  |                       | 1 1                |         | 0.09 | 0.15 |       |


Wide process spread  $V_{gs(th)}$ : 0.8-3v



## 2N7000

| Symbol             | Parameter                       | Conditions  | Type                                     | Min | Тур  | Max | Units |
|--------------------|---------------------------------|---|--|-----|------|-----|-------|
| ON CHAP            | RACTERISTICS Continued (Note 1) | 92  | - 12 12 12 12 12 12 12 12 12 12 12 12 12 |     |      |     |       |
| I <sub>D(ON)</sub> | On-State Drain Current          | V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V   | 2N7000                                   | 75  | 600  |     | mA    |
|                    |                                 | $V_{GS} = 10 \text{ V}, V_{DS} \ge 2 V_{DS(on)}$  | 2N7002                                   | 500 | 2700 |     |       |
|                    |                                 | $V_{GS} = 10 \text{ V}, V_{DS} \ge 2 V_{DS(on)}$  | NDS7002A                                 | 500 | 2700 |     |       |
| g <sub>FS</sub>    | Forward Transconductance        | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 200 mA   | 2N7000                                   | 100 | 320  |     | mS    |
|                    |                                 | $V_{DS} \ge 2 V_{DS(on)}$ , $I_D = 200 \text{ mA}$  | 2N7002                                   | 80  | 320  |     |       |
|                    |                                 | $V_{DS} \ge 2 V_{DS(on)}$ , $I_D = 200 \text{ mA}$  | NDS7002A                                 | 80  | 320  |     |       |
| DYNAMIC            | CHARACTERISTICS                 | 32  | 901 109                                  |     |      |     | 92    |
| Ciss               | Input Capacitance               | V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,  | All                                      |     | 20   | 50  | pF    |
| Coss               | Output Capacitance              | f = 1.0 MHz   | All                                      |     | 11   | 25  | pF    |
| C <sub>rss</sub>   | Reverse Transfer Capacitance    | $\neg$  | All                                      |     | 4    | 5   | pF    |
| t <sub>on</sub>    | Turn-On Time                    | $V_{DD} = 15 \text{ V}, R_{L} = 25 \Omega,$<br>$I_{D} = 500 \text{ mA}, V_{GS} = 10 \text{ V},$<br>$R_{GBN} = 25$         | 2N7000                                   |     |      | 10  | ns    |
|                    |                                 | $V_{DD} = 30 \text{ V}, R_{L} = 150 \Omega,$ $I_{D} = 200 \text{ mA}, V_{GS} = 10 \text{ V},$ $R_{GEN} = 25 \Omega$       | 2N7002<br>NDS7002A                       |     |      | 20  |       |
| t <sub>off</sub>   | Turn-Off Time                   | $V_{DD} = 15 \text{ V}, R_{L} = 25 \Omega,$ $I_{D} = 500 \text{ mA}, V_{GS} = 10 \text{ V},$ $R_{GBN} = 25$               | 2N7000                                   |     |      | 10  | ns    |
|                    |                                 | $V_{DD} = 30 \text{ V}, R_{L} = 150 \Omega,$<br>$I_{D} = 200 \text{ mA}, V_{GS} = 10 \text{ V},$<br>$R_{GBN} = 25 \Omega$ | 2N7002<br>NDS7002A                       |     |      | 20  |       |
| DRAIN-S            | OURCE DIODE CHARACTERISTIC      | S AND MAXIMUM RATINGS   | 53 38                                    |     |      |     | a.    |
| l <sub>s</sub>     | Maximum Continuous Drain-Sou    | rce Diode Forward Current   | 2N7002                                   |     |      | 115 | mA    |
|                    |                                 |   | NDS7002A                                 |     |      | 280 |       |
| SM                 | Maximum Pulsed Drain-Source I   | Diode Forward Current   | 2N7002                                   |     |      | 0.8 | Α     |
|                    |                                 |   | NDS7002A                                 |     |      | 1.5 |       |
| V <sub>SD</sub>    | Drain-Source Diode Forward      | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 115 mA (Note 1)   | 2N7002                                   |     | 0.88 | 1.5 | ٧     |
|                    | Voltage                         | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 400 mA (Note 1)   | NDS7002A                                 |     | 0.88 | 1.2 |       |


RC time constant for  $V_{gs}$ ?



Estimating MOSFET Parameters from the Data Sheet

http://www.ti.com/lit/ml/slup170/slup170.pdf


## **MOSFET Configurations**




Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## Common source

Common gate



Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display




opyright © The McGraw-Hill Companies, Inc.


## **Basic FET Circuits**

- Analog switch voltage controlled
- Digital logic microprocessor, VLSI, ASIC
- Power switching preferred over BJT
- Variable resistors use linear region of drain curve
- Current sources
- General replacement for bjt (in some cases)

## Simple NMOS Small-Signal Equivalent Circuit



## **Common-Source Configuration**



DC analysis:


Coupling capacitor is assumed to be open.

AC analysis:

Coupling capacitor is assumed to be a short. DC voltage supply is set to zero volts.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## Small-Signal Equivalent Circuit



Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.


$$A_{v} = V_{o}/V_{i} = -g_{m}(r_{o}||R_{D})(\frac{R_{i}}{R_{i} + R_{Si}})$$

## **Common Source**

Neamen Ch 4.3

 More generalized common source with "source degeneration" and equations:


| Current gain      | $A_i = \frac{I_o}{I_i}$                         | NA                             |
|-------------------|---|--------------------------------|
| Voltage gain      | $A_{v} = \frac{\mathbf{v}_{o}}{\mathbf{v}_{i}}$ | $\frac{-g_m R_D}{1 + g_m R_S}$ |
| Input resistance  | $\frac{V_i}{I_i}$                               | Determined by biasing          |
| Output resistance | $\frac{V_o}{I_o}$                               | $R_D$                          |



Copyright @ The McGraw-Hill Companies, Inc.


Usage: voltage amplifier, transconductance amplifier

# NMOS Source-Follower or Common Drain Amplifier



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.


# Small-Signal Equivalent Circuit for Source Follower



Copyright @ The McGraw-Hill Companies, Inc.


$$A_{v} = \frac{R_{S} \| r_{o}}{\frac{1}{g_{m}} + R_{S} \| r_{o}} \left( \frac{R_{i}}{R_{i} + R_{Si}} \right)$$

## Common Drain – Source Follower



Usage: voltage buffer


Neamen Ch 4.4



| Current gain      | $A_i = \frac{I_o}{I_i}$       | NA   |
|-------------------|-------------------------------|--|
| Voltage gain      | $A_{v} = \frac{V_{o}}{V_{i}}$ | $\frac{g_m R_S    ro}{1 + g_m R_S    ro} \left( \frac{R_i}{R_i + Rsi} \right) \approx 1$ |
| Input resistance  | $\frac{V_i}{I_i}$             | Determined by biasing  |
| Output resistance | $\frac{V_o}{I_o}$             | $R_{\mathcal{S}}  r_o  rac{1}{g_m}$   |

## **Common Gate**

Neamen Ch 4.5



| Current gain      | $A_i = \frac{I_o}{I_i}$       | $(rac{R_D}{R_D + R_L}) \left(rac{g_m R_{Si}}{1 + g_m R_{Si}} ight) pprox 1$ $R_D \gg R_L 	ext{ and } g_m R_{Si} \gg 1$ |
|-------------------|-------------------------------|--|
|                   |                               |  |
| Voltage gain      | $A_{v} = \frac{V_{o}}{V_{i}}$ | $\frac{g_m(R_D  R_L)}{1+g_mR_{Si}}$  |
| Input resistance  | $\frac{V_i}{I_i}$             | $rac{1}{g_m}$   |
| Output resistance | $\frac{V_o}{I_o}$             | $R_D$  |

Usage: High frequency amplifier

# Comparison of 3 Basic Amplifiers

| Configuration   | Voltage<br>Gain    | Current Gain       | Input<br>Resistance | Output<br>Resistance |
|-----------------|--------------------|--------------------|---------------------|----------------------|
| Common Source   | A <sub>v</sub> > 1 |                    | *R <sub>TH</sub>    | Moderate to high     |
| Source Follower | A <sub>∨</sub> ≈ 1 |                    | *R <sub>TH</sub>    | Low                  |
| Common Gate     | A <sub>v</sub> > 1 | A <sub>i</sub> ≈ 1 | Low                 | Moderate to high     |

<sup>\*</sup> Determined by biasing resistors

## **Cascode Configurations**

All have the same purpose – to decouple the input terminal (of the bottom device) from capacitive feedback from the output by taking the output from a second device.


Bottom device: Current gain (no appreciable voltage gain)


Top device: Voltage gain (no current gain)


Combines common-emitter/source/cathode with common-base/gate/grid.


Result is like a single common-emitter/source/cathode device with drastically

reduced "Miller capacitance" from the output to the input









BJT


JFFT

(neglecting biasing details)


**MOSFET** 

Vacuum tube triode

## Single devices with cascode like construction




Tetrode (tet for "4" terminal) vacuum tube adds a fourth grid called a "screen" to shield the grid and cathode from the anode



Similar MOSFET device incorporates a second gate. Useful for RF circuits.


## JFET Amplifier Configurations



<sup>\*</sup> For polarized [electrolytic] input coupling capacitor, the "+" should be oriented towards the most positive DC voltage. For example, if there is -2V on the gate, and -8V associated with Vin, then the capacitor orientation should be reversed as shown.

The input coupling cap for the common gate configuration will most often be a polarized electrolytic, since the impedance at the Source of the JFET is only  $1/g_m$  in parallel with  $R_s$ .


## Common Source JFET (bypassed source resistor)



$$A_{v} = \frac{v_{out}}{v_{in}} = \frac{-g_{m}v_{gs}R_{L}}{v_{gs} + g_{m}v_{gs}R_{S}} = \frac{-g_{m}v_{gs}R_{L}}{v_{gs}[1 + g_{m}R_{S}]}$$

$$A_{v} = \frac{-g_{m}R_{L}}{1 + g_{m}R_{S}} \qquad or \qquad A_{v} = -g_{m}R_{L}$$

## Common Drain Amplifier (Source Follower)




$$A_{v} = \frac{v_{out}}{v_{in}} = \frac{g_{m}v_{gs}R_{S}}{v_{gs} + g_{m}v_{gs}R_{S}} = \frac{g_{m}v_{gs}R_{S}}{v_{gs}[1 + g_{m}R_{S}]}; \qquad A_{v} = \frac{g_{m}R_{S}}{1 + g_{m}R_{S}}$$

$$A_{v} = \frac{g_{m}R_{S}}{1 + g_{m}R_{S}}$$

42


## Common Gate Amplifier



$$A_{v} = \frac{v_{out}}{v_{in}} = \frac{-g_{m}v_{gs}R_{L}}{-v_{gs}\left[g_{m}R_{i} + \frac{R_{i}}{R_{S}} + 1\right]} = \frac{g_{m}R_{L}}{1 + g_{m}R_{i} + \frac{R_{i}}{R_{S}}}; \quad if \ R_{i} = 0,$$

then 
$$A_v = g_m R_L$$

## Output Resistance – Source Follower



Remove  $R_S$  and replace it with a test AC voltage generator

Short the input signal  $V_i$  and replace it with its source resistance  $R_i$ .

Solve for  $I_{test}$ , which is a consequence of applying the test generator  $V_{test}$ , and for  $V_{test}$  in terms of the hybrid- $\pi$  parameters.


To correctly calculate the value of a bypass capacitor for  $R_s$ , use the parallel combination of  $r_o$  and  $R_s$ .

$$r_{o} = \frac{V_{test}}{I_{test}} = \frac{-V_{gs}}{-g_{m}V_{gs}} = \frac{1}{g_{m}}$$

# Low Frequency Hybrid $\pi$ Model

| Characteristic                         | Common Source                           | C Source with                                | Common Drain                                     | Common Gate   |
|--|---|--|--|---|
|  |   | Rs   | [Source Follower]                                |   |
| Voltage Gain                           | $A_{v} = -g_{m}R_{L}$                   | $A_{v} = \frac{-g_{m}R_{L}}{1 + g_{m}R_{S}}$ | $A_{v} = \frac{g_{m}R_{S}}{1 + g_{m}R_{S}}$      | $A_{v} = \frac{g_{m}R_{L}}{R}$                                    |
| [if r <sub>ds</sub> >>R <sub>L</sub> ] |   | $1+g_m R_S$                                  | $1+g_m R_S$                                      | $A_{v} = \frac{g_{m}R_{L}}{1 + g_{m}R_{i} + \frac{R_{i}}{R_{S}}}$ |
|  |   |  |  | R <sub>i</sub> = generator resistance                             |
| Current Gain                           | $I_D$                                   | $I_{\scriptscriptstyle D}$                   | $I_D$  | $A_i = \frac{g_m R_S}{g_m R_S + 1}$                               |
|  | $I_{\scriptscriptstyle S}$              | $I_{\scriptscriptstyle S}$                   | $I_{\scriptscriptstyle S}$                       | $g_m R_S + 1$   |
|  | Very large!                             | Very large!                                  | Very large!                                      |   |
| Input                                  | R <sub>G</sub>                          | R <sub>G</sub>                               | R <sub>G</sub>                                   | $R_{\rm S}$ 1 $_{\prime\prime}$ $_{\rm P}$                        |
| Impedance                              |   |  |  | $\frac{R_S}{g_m R_S + 1} = \frac{1}{g_m} // R_S$                  |
| Output                                 | $R_L$                                   | $R_L$  | $R_{\rm s}$ 1                                    | $R_L$   |
| Impedance                              | [if r <sub>ds</sub> >> R <sub>L</sub> ] | [if $r_{ds} \gg R_L$ ]                       | $\frac{R_S}{g_m R_S + 1} = \frac{1}{g_m} // R_S$ | [if r <sub>ds</sub> >>R <sub>L</sub> ]                            |
| Phase<br>Reversal?                     | Yes                                     | Yes  | No   | No  |


## OK, now what can we do with these things?



MOSFET analog switch

## OK, now what can we do with these things?

This schematic from the now obsolete Intersil 7662 datasheet shows how a "flying capacitor" generates a negative voltage from a positive voltage. Slightly different connections can double a voltage instead of inverting it.




Art of Electronics: Figure 3.86

## Source Follower

$$v_s = R_L i_d$$

$$i_d = g_m v_s = gm (v_g - v_s)$$

$$v_{s} = \left[\frac{R_{L}g_{m}}{1 + R_{L}g_{m}}\right]v_{g}$$




## JFET follower

A JFET follower using matched (dual) JFET's. The bottom JFET automatically generates just the right amount of current to bias the top one so Vin is approximately equal to Vout.


R1 = R2 guarantees Vout = Vin if Q1 and Q2 are matched.

Horowitz Hill, 3<sup>rd</sup> Edition p160




## JFET variable attenuator


The Dolby B noise reduction circuit used this circuit as a Variable attenuator. By adding ½ the drain voltage back to the gate voltage linearizes the JFET resistance.




From An introduction to electronics, Cambridge Univ Press


# n-Channel JFET Current Source 2N5459





## P-Channel JFET Current Source






## **Neat Circuit Ideas**

From <a href="http://www.talkingelectronics.com/projects/MOSFET/MOSFET.html">http://www.talkingelectronics.com/projects/MOSFET/MOSFET.html</a>

Make a classic phase shift oscillator (3 stages of 60 deg phase shift each – any three digital logic inverters will usually do) so you can WATCH the oscillation run around the loop! Works with any odd number of stages.


Question: Is this guaranteed to start up? Why?

And what if you had a large (odd) number of stages – can you start a skinny pulse going around the loop? Will it stay skinny or widen and turn into 50-50% duty cycle?



# Important basic power configuration The H-bridge

Note how the high-side MOSFET's are driven by level shift. Four drive signals required. Note the trade-off in switching speed versus static power dissipation in level shifter. The 10k resistor will not turn off the IRF9Z30 very fast. But motor drives don't operate at very high frequencies.



#### WHY MOSFETs FAIL

There are quite a few possible causes for device failures, here are a few of the most important reasons:

**Over-voltage:** MOSFETs have very little tolerance to over-voltage. Damage to devices may result even if the voltage rating is exceeded for as little as a few nanoseconds. MOSFET devices should be rated conservatively for the anticipated voltage levels and careful attention should be paid to suppressing any voltage spikes or ringing.

**Prolonged current overload:** High average current causes considerable thermal dissipation in MOSFET devices even though the on-resistance is relatively low. If the current is very high and heatsinking is poor, the device can be destroyed by excessive temperature rise. MOSFET devices can be paralleled directly to share high load currents.

**Transient current overload:** Massive current overload, even for short duration, can cause progressive damage to the device with little noticeable temperature rise prior to failure.

#### MOSFET failure modes continued

**Shoot-through - cross conduction:** If the control signals to two opposing MOSFETs overlap, a situation can occur where both MOSFETs are switched on together. This effectively short-circuits the supply and is known as a shoot-through condition. If this occurs, the supply decoupling capacitor is discharged rapidly through both devices every time a switching transition occurs. This results in very short but incredibly intense current pulses through both switching devices. Allow a dead time between switching transitions, during which neither MOSFET is turned on. This allows time for one device to turn off before the opposite device is turned on.

No free-wheel current path: When switching current through any inductive load (such as a Tesla Coil) a back EMF is produced when the current is turned off. It is essential to provide a path for this current to free-wheel in the time when the switching device is not conducting the load current. This current is usually directed through a free-wheel diode connected anti-parallel with the switching device. When a MOSFET is employed as the switching device, the designer gets the free-wheel diode "for free" in the form of the MOSFETs intrinsic body diode. This solves one problem, but creates a whole new one...

#### MOSFET failure modes continued

#### **Excessive gate drive:**

If the MOSFET gate is driven with too high a voltage, then the gate oxide insulation can be punctured rendering the device useless. Gate-source voltages in excess of +/- 15 volts are likely to cause damage.

The actual failure mechanism is usually you melt the clamping zener, and the puddle of molten silicon forms a short. The MOSFET may be fine, but the gate is now shorted to the source, which makes it kind of hard to use.

### MOSFET failure modes continued

#### Insufficient gate drive - incomplete turn on:

MOSFET devices are only capable of switching large amounts of power because they are designed to dissipate minimal power when they are turned on. If the device is not fully turned on then the device will have a high resistance during conduction and will dissipate considerable power as heat.

The newer power parts have long been based on the latest digital process: i.e., they're designed for 5V. Newer power MOSFET's have guaranteed on resistance at lower Vgs voltages consistent with use in 3.3V logic inputs, and have Vds absolute maximum ratings of 6V or 7V, and similar abs max Vgs ratings. Modern logic requires lots of power conversion devices operating at these low voltages.

For further reading and possible inspiration for your projects, read Jim Williams app notes! You gotta love a guy who titles an app note (#25):



Application Note 25

September 1987

Switching Regulators for Poets A Gentle Guide for the Trepidatious

Jim Williams

The above title is not happenstance and was arrived at after considerable deliberation... Mysterious modes, sudden, seemingly inexplicable failures, peculiar regulation characteristics and just plain explosions are common occurrences. Diodes conduct the wrong way. Things get hot that shouldn't. Capacitors act like resistors, fuses don't blow and transistors do. The output is at ground, and the ground terminal shows volts of noise. Added to this poisonous brew is the regulator's feedback loop, sampled in nature and replete with uncertain phase shifts. Everything, of course, varies with line and load conditions— and the time of day, or so it seems. In the face of such menace, what are Everyman and the poets to do?



