

Welcome to 6.111!

- · Introductions, course mechanics
- · Course overview
- · Digital signaling
- Combinational logic

Handouts

- · lecture slides.
- LPset #1,
- · info form

Lecture material: Prof Anantha Chandrakasan and Dr. Chris Terman

Lecture 1 6.111 Fall 2019

6.111 Introductory Digital Systems Lab

- Learn digital systems through lectures, labs and a final project using FPGAs and Verilog.
- Gain experience with hands on course with real hardware nothing in the cloud.
- 6.111 satisfies
 - Course 6: DLAB2, II, EECS, AUS2
 - Course 16: Laboratory requirement, Professional Area subject

Lecture 1 6.111 Fall 2019 2

38-600

Lab hours:

Introductions



Gim Hom Lectures



Joe Steinmeyer Lectures



Sarah Flanagan TA



Mike Wang



Diana Wofk



Sam Cherna

Lecture 1



Isabelle Liu



Lydia Sun




Mark Theng




August Trollback

LA's




6.111 Fall 2019 3 Lecture 1 6.111 Fall 2019



Labs: learning the ropes

- Lab 1 (2%)
 - Experiment with gates, design & implement some logic with FPGA
 - Learn about simulation and using Verilog design suite: Vivado
- Lab 2 (5%)
 - Introduction to clocks, counters and more hardware
 - Serial communications
- Lab 3 (8%)
 - Video circuits: a simple Pong game
 - · Use Verilog to program an FPGA
 - · Display images
- Lab 4 (11%)
 - Design and implement a Finite State Machine (FSM) Car Alarm
- Lab 5 (8%)
 - Design a complicated system with multiple FSMs (Major/Minor FSM)
 - · Audio processing
 - Digital bubble level using IMU
- You must have a non-zero score for each of the labs and all the labs must be checked off as a prerequisite for passing the course. A missing lab will result in a failing grade.

Assignments - Grading



A large number of students do "A" level work and are, indeed, rewarded with a grade of "A". The corollary to this is that, since average performance levels are so high, punting any part of the subject can lead to a disappointing grade.

Lecture 1 6.111 Fall 2019 6

Final Project


- Grading: 35%
- Done in groups of two or three; one person project by exception
- Open-ended
- You and the staff negotiate a project proposal
 - Must emphasize digital concepts, but inclusion of analog interfaces (e.g., data converters, sensors or motors) common and often desirable
 - Proposal Conference, several Design Reviews
 - Have fun!
- · Design presentation to staff
- Staff will provide help with project definition and scope, design, debugging, and testing
- It is extremely difficult for a student to receive an A without completing the final project. Sorry, but we don't give incompletes.

Lecture 1 6.111 Fall 2019 7 Lecture 1 6.111 Fall 2019

Project Presentation & Report (13%)

- Design proposal (2%)
- Design presentation (6%)
- Final Report (5%)


Virtual Pool – La PC Na



Fall 2016 Matt Basile Zareen Choudhury

Lecture 1 6.111 Fall 2019 10

FPGA Beethoven



Fall 2016: Henry Love, Mark Yang

Virtual Softball



Fall 2017 Katherine Shade, Melinda Szabo

Lecture 1 6.111 Fall 2019 11 Lecture 1 6.111 Fall 2019 12

FPGA Passport



Fall 2016 Lorenzo Vigano, Diana Wofk

Lecture 1 6.111 Fall 2019 13

Collaboration

- Labs and lpset must be done independently but students may seek help from other students and of course staff.
- Work submitted for review must be your own


Gesture Controlled Drone



Fall 2014 Lee Gross, Ben Schrenk

Lecture 1 6.111 Fall 2019 14

6.111 Topics



6.111 Fall 2019

• HDL: Verilog, System Verilog

• Synthesis, Place & Route

Simulation tools

Lecture 1

Lecture 1 6.111 Fall 2019 15

• Flash, ram


• ADC, DAC,

• Sensors ...

16

Boolean Algebra






- 1854: George Boole shows that logic is math, not just philosophy!
- Boolean algebra: the mathematics of binary values

Lecture 1 6.111 Fall 2019

Key Link Between Logic and Circuits





- Despite existence of relays and introduction of vacuum tube in 1906, digital electronics did not emerge for thirty years!
- Claude Shannon notices similarities between Boolean algebra and electronic telephone switches
- Shannon's 1937 MIT Master's Thesis introduces the world to binary digital electronics

Lecture 1 6.111 Fall 2019

Evolution of Digital Electronics

Vacuum Tubes






UNIVAC, 1951 1900 adds/sec

Transistors



VLSI Circuits




2018 - 22 Cores >>7 Billion 14nm

Digital Systems Thru the Ages

Vacuum tube computer Circa 1950

DEC PDP 11 Circa 1980





Circa 1962





6.111 Fall 2019 Lecture 1

6.111 Thru the Ages



Lab kit 1990 aka "digital death"



Nexys 4 - 2016



Labkit 2005



PYNQ - 2019

Lecture 1

6.111 Fall 2019

21

6.111 Evolution

Fall 1969

G. HOM FALL, 1969 Fall 2019

6.111 Introductory Digital Systems Laboratory




Units: 3-7-2 Lecture: TR2.30-4 (32-141) Lab: TBA

Introduces digital systems with lectures and labs on logic, flip flops, FPGAs, counters, timing, synchronization, and finite-state machines. Includes overview of accelerometers, gyros, time of light and other modern sensors. Prepares students for the design and implementation of a final project of their choice: games, music, digital filters, wireless communications, video, or graphics. Extensive use of Verilog for describing and implementing digital logic designs.

6.111 Fall 2016 6.111 Fall 2019 22

The trouble with analog signaling




The real world is full of continuous-time continuous-value (aka "analog") signals created by physical processes: sound vibrations, light fields, voltages and currents, phase and amplitudes, ...

But if we build processing elements to manipulate these signals we must use non-ideal components in real-world environments, so some amount of error (aka "noise") is introduced. The error comes from component tolerances, electrical phenomenon (e.g., IR and Ldl/dt effects), transmission losses, thermal noise, etc. Facts of life that can't be avoided...


And the more analog processing we do, the worse it gets: signaling errors accumulate in analog systems since we can't tell from looking at signal which wiggles were there to begin with and which got added during processing.

Music at MIT circa 1970s



Lecture 1 6.111 Fall 2019 23 Lecture 1 6.111 Fall 2019


Solution: go digital!



Lecture 1 6.111 Fall 2019

The Digital Abstraction

Noise and inaccuracy are inevitable; we can't reliably engineer perfect components – we must design our system to tolerate some amount of error if it is to process information reliably.



Keep in mind that the world is not digital, we would simply like to engineer it to behave that way. Furthermore, we must use real physical phenomena to implement digital designs!

Lecture 1 6.111 Fall 2019

Digital Encoding

To ensure we can distinguish signal from noise, we'll encode information using a fixed set of discrete values. Options are:

voltages phase currents frequency

For 6.111, we'll use voltages to encode information. Current, phase and frequency encoding have uses in other applications.


Why voltage?

easily generated, well understood historically used, lots of circuits with CMOS, almost zero power in steady state

No free lunch:

noise sensitivity, non-ideal wires (RC time constant),

Digital processing elements



Digital processing elements restore noisy input values to legal output values – signaling errors don't accumulate in digital systems. So the number of processing elements isn't limited by noise problems!

The "trick" is that we' ve defined our signaling convention so that we <u>can</u> tell from looking at a signal which wiggles were there to begin with and which got added during processing.

We'll keep things simple by designing our processing elements to use voltages to encode binary values (0 or 1).


Lecture 1 6.111 Fall 2019 27 Lecture 1 6.111 Fall 2019

Using voltages to encode binary values

To avoid hard-to-make decisions at the boundaries between voltages, insert a "forbidden zone" between levels. To ensure robust operation we'd like to make the noise margins as large as possible.

OUTPUTS:

INPUTS:



Lecture 1

29

Digital Signaling Specification

Digital input: $V_{IN} < V_{IL}$ or $V_{IN} > V_{IH}$

Digital output: $V_{OUT} < V_{OL}$ or $V_{OUT} > V_{OH}$

Noise margins: $V_{II} - V_{OI}$ and $V_{OH} - V_{IH}$

Where V_{OL} , V_{IL} , V_{IH} and V_{OH} are part of the specification for a particular family of digital components.

Now that we have a way of encoding information as a signal, we can define what it means to be digital device.

Lecture 1 6.111 Fall 2019 30

Sample DC (signaling) Specification

I/O Standard	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
1/O Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL	-0.3	0.8	2.0	3.45	0.4	2.4	Note(3)	Note(3)
LVCMOS33, LVDCl33	-0.3	0.8	2.0	3.45	0.4	V _{CCO} - 0.4	Note(3)	Note(3)
LVCMOS25, LVDCl25	-0.3	0.7	1.7	V _{CCO} + 0.3	0.4	V _{CCO} - 0.4	Note(3)	Note(3)
LVCMOS18, LVDCI18	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	0.45	V _{CCO} - 0.45	Note(4)	Note(4)
LVCMOS15, LVDCI15	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	Note(4)	Note(4)
LVCMOS12	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	Note(6)	Note(6)
PCI33_3 ⁽⁵⁾	-0.2	30% V _{CCO}	50% V _{CCO}	V _{cco}	10% V _{CCO}	90% V _{CCO}	Note(5)	Note(5)
PCI66_3 ⁽⁵⁾	-0.2	30% V _{CCO}	50% V _{CCO}	V _{CCO}	10% V _{CCO}	90% V _{CCO}	Note(5)	Note(5)
PCI-X ⁽⁵⁾	-0.2	35% V _{CCO}	50% V _{CCO}	V _{CCO}	10% V _{CCO}	90% V _{CCO}	Note(5)	Note(5)

Source: Xilinx Virtex 5 Datasheet

Arduino Processor DC Specification

32.2. Common DC Characteristics

Table 32-2. Common DC characteristics TA = -40°C to 105°C, VCC = 1.8V to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
	Input Low Voltage, except XTAL1 and	V _{CC} = 1.8V - 2.4V		-0.5		0.2V _{CC} ⁽¹⁾	٧
	RESET pin	V _{CC} = 2.4V - 5.5V		-0.5	(0.3V _{CC} ⁽¹⁾)
	Input High Voltage, except XTAL1 and	V _{CC} = 1.8V - 2.4V		0.7V _{CC} ⁽²⁾		V _{CC} + 0.5	
	RESET pins	V _{CC} = 2.4V - 5.5V		0.6V _{CC} ⁽²⁾)	V _{CC} + 0.5	
	Output Low Voltage ⁽⁴⁾ except RESET pin	I _{OL} = 20mA, V _{CC} = 5V	T _A =85°C			0.9	٧
			T _A =105°C ⁽⁵⁾			1.0	٧
		I _{OL} = 10mA, V _{CC} = 3V	T _A =85°C			0.6	٧
			T _A =105°C ⁽⁵⁾			0.7	٧
	Output High Voltage ⁽³⁾	I _{OH} = -20mA,	T _A =85°C	4.2			V
	except Reset pin	V _{CC} = 5V	T _A =105°C ⁽⁵⁾	4.1			٧
		I _{OH} = -10mA,	T _A =85°C	2.3			٧
		V _{CC} = 3V	T _A =105°C(5)	2.1			٧

Source: ATmega328P Datasheet

A Digital Processing Element

A combinational device is a processing element that has


one or more digital inputs

One of two discrete values

one or more digital outputs

 a functional specification that details the value of each output for every possible combination of valid input values

- a timing specification consisting (at minimum) of an upper bound t_{nd} on the required time for the device to compute the specified output values from an arbitrary set of stable, valid input values



Lecture 1

Why have processing blocks?

• The goal of modular design:

ABSTRACTION

- What does that mean anyway:
 - Rules simple enough for a 6-3 to follow...
 - Understanding BEHAVIOR without knowing IMPLEMENTATION
 - Predictable composition of functions
 - Tinker-toy assembly
 - Guaranteed behavior under REAL WORLD circumstances



6.111 Fall 2019 Lecture 1 6.111 Fall 2019

A Combinational Digital System


- A set of interconnected elements is a combinational device if
 - each circuit element is a combinational device
 - every input is connected to exactly one output or a constant (e.g., some vast supply of 0's and 1's)
 - the circuit contains no directed cycles
- Why is this true?

Static

discipline

- Given an acyclic circuit meeting the above constraints, we can derive functional and timing specs for the input/output behavior from the specs of its components!
- We'll see lots of examples soon. But first, we need to build some combinational devices to work with...


Example Device: An Inverter



Static Discipline requires that we avoid the shaded regions (aka "forbidden zones"), which correspond to valid inputs but invalid outputs. Net result: combinational devices must have GAIN > 1 and be NONLINEAR.

6.111 Fall 2019


Combinational Device Wish List




- Design our system to tolerate some amount of error
 - ⇒ Add positive noise margins
 - ⇒ VTC: gain>1 & nonlinearity
- ✓ Lots of gain ⇒ big noise margin
- ✓ Cheap, small
- ✓ Changing voltages will require us to dissipate power, but if no voltages are changing, we'd like zero power dissipation
- ✓ Want to build devices with useful functionality (what sort of operations do we want to perform?)

Lecture 1 6.111 Fall 2019 37

Wishes Granted: CMOS




MOSFETS: Gain & Non-linearity



MOSFETs (<u>metal-oxide-semiconductor field-effect transistors</u>) are four-terminal voltage-controlled switches. Current flows between the diffusion terminals if the voltage on the gate terminal is large enough to create a conducting "channel", otherwise the mosfet is off and the diffusion terminals are not connected.

Digital Integrated Circuits




Mosfet (under polysilicon gate)


Lecture 1 6.111 Fall 2019 39 Lecture 1 6.111 Fall 2019

Lecture 1

Moore's Forever?



Functional Specifications



Α	В	С	Υ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


3 binary inputs so $2^3 = 8$ rows in our truth table

An concise, unambiguous technique for giving the functional specification of a combinational device is to use a truth table to specify the output value for each possible combination of input values (N binary inputs -> 2N possible combinations of input values).

Lecture 1 6.111 Fall 2019 42

Timing Specifications


Propagation delay (t_{PD}): An <u>upper bound</u> on the delay from valid inputs to valid outputs (aka "t_{PD,MAX}")



Contamination Delay

an optional, additional timing spec

Contamination delay(t_{CD}): A <u>lower bound</u> on the delay from invalid inputs to invalid outputs (aka "t_{PD,MIN}")



Do we really need


Usually not... it'll be important when we design circuits with registers (coming

If t_{CD} is not specified, safe to assume it's

41

43

The Combinational Contract




Lecture 1 6.111 Fall 2019

2. Default (conservative) spec: $t_{CD} = 0$


Building Digital Systems with HDLs

 Logic synthesis using a Hardware Description Language (HDL) automates the most tedious and error-prone aspects of design



Building Digital Systems

 Goal of 6.111: Building binary digital solutions to computational problems



Lecture 1 6.111 Fall 2019 46

Verilog and VHDL

<u>VHDL</u> <u>Verilog</u>

- Commissioned in 1981 by Department of Defense; now an IEEE standard
- Initially created for ASIC synthesis
- Strongly typed; potential for verbose code
- Strong support for package management and large designs

- Created by Gateway Design Automation in 1985; now an IEEE standard
- Initially an interpreted language for gate-level simulation
- Less explicit typing (e.g., compiler will pad arguments of different widths)
- No special extensions for large designs

48

Hardware structures can be modeled effectively in either VHDL and Verilog. Verilog is similar to c and a bit easier to learn.


Lecture 1 6.111 Fall 2019 47 Lecture 1 6.111 Fall 2019

Verilog HDL

- Misconceptions
 - The coding style or clarity does not matter as long as it works
 - Two different Verilog encodings that simulate the same way will synthesize to the same set of gates
 - Synthesis just can't be as good as a design done by humans
 - · Shades of assembly language versus a higher level language
- · What can be Synthesized
 - Combinational Functions
 - Multiplexors, Encoders, Decoders, Comparators, Parity Generators, Adders, Subtractors, ALUs, Multipliers
 - Random logic
 - Control Logic
 - FSMs
- · What can't be Synthesized
 - Precise timing blocks (e.g., delay a signal by 2ns)
 - Large memory blocks (can be done, but very inefficient)
- Understand what constructs are used in simulation vs. hardware mapping

Lecture 1 6.111 Fall 2019 49


Xilinx FPGA Interconnect Details



Why six transistors?

The FPGA: A Conceptual View


- An FPGA is like an electronic breadboard that is wired together by an automated synthesis tool
- Built-in components are called CLB (configurable logic blocks) and used to build logic blocks.




Lecture 1 6.111 Fall 2019 50

Synthesis and Mapping for FPGAs

 Infer logic: choose the FPGA CLB that efficiently implement various parts of the HDL code



 Place-and-route: with area and/or speed in mind, choose the needed macros by location and route the interconnect



"This design only uses 10% of the FPGA. Let's use the CLB in one corner to minimize the distance between blocks."


 Lecture 1
 6.111 Fall 2019
 51
 Lecture 1
 6.111 Fall 2019
 52

Summary

- Use voltages to encode information
- "Digital" encoding
 - valid voltage levels for representing "0" and "1"
 - forbidden zone avoids mistaking "0" for "1" and vice versa
- Noise
 - Want to tolerate real-world conditions: NOISE.
 - Key: tougher standards for output than for input
 - devices must have gain and have a non-linear VTC
- Combinational devices
 - Each logic family has Tinkertoy-set simplicity, modularity
 - predictable composition: "parts work → whole thing works"
 - static discipline
 - digital inputs, outputs; restore marginal input voltages
 - complete functional spec, e.g., a truth table
 - valid inputs lead to valid outputs in bounded time (<tpD)

Lab Checkoff

- Lab check off will be in two groups: Thu or Fri.
- Thu group indicated by @G1 or @G2 in grade sheet



Lecture 1 6.111 Fall 2019 53 Lecture 1 6.111 Fall 2019 54

Lecture 1 Part 2


Quick SystemVerilog and Vivado Overview for Lab 1

6.111 Fall 2019

9/5/2019 6.111 Fall 2019

6.111 Thru the Ages







Labkit 2005



Nexys 4 - 2016



PYNQ - 2019***


Things Change....

ARTICLE

Modern microprocessor complementary carbon na

Gage Hills^{1,3}, Christian Lau^{1,3}, Andrew Wright¹, Samuel Fuller², Mindy D. Bis Rebecca Ho¹, Aya Amer¹, Yosi Stein², Denis Murphy², Arvind¹, Anantha Char

Electronics is approaching a major paradigm shift because silicon trans efficiency benefits, spurring research towards beyond-silicon nanote effect transistor (CNFET)-based digital circuits promise substantial-perfectly control intrinsic nanoscale defects and variability in carbon 1 ragre-scale integrated systems. Here we overcome these challenges to de entirely from CNFETs. This 16-bit microprocessor is based on the RISC-V on 16-bit data and addresses, comprises more than 14,000 complement designed and fabricated using industry-standard design flows and proc for carbon nanotubes, a set of combined processing and design technic macroscopic scales across full wafer substrates. This work experiments beyond-silicon electronic systems.



https://www.nature.com/articles/s41586-019-1493-8

9/5/2019

Vivado Demo

https://web.mit.edu/6.111/volume2/www/f2019/handouts/labs/vivado_quickstart/quickstart.html

6.111 Fall 2019



9/5/2019 6.111 Fall 2019 4

What Controls This?

 SystemVerilog interpreted with Vivado

```
clk 100mhz, //clock
                                                                  //switches
                                                                  //center button
                                                                  //left button
                                                                  //right button
                    input
                                                   btnr,
                                                                  //down button
                    output logic[15:0]
                                                                  //little LEDs above switches
                    output logic
                                                   led16_g,
                                                                  //green channel left RGB LED
                    output logic
                                                   led16_r,
                                                                  //red channel left RGB LED
                                                   led17_b
                                                                  //blue channel right RGB LED
//green channel right RGB LED
                    output logic
                    output logic
                                                   led17_g
                                                                //red channel right RGB LED
logic [31:0] counter; // for flashing the LEDs
logic [15:0] dim_counter; //for adjusting LED brightness
logic rgb_enable; //used for enabling LED
logic dim_on_off; //used for PWM-dimming the RGB LEDs
//do the combinatorial stuff first:
assign led = sw; //blanket assignment of all 16 switch values to all 16 LEDs assign dim_on_off = sw-dim_counter; //the higher the switches, the longer this wi
//make the RGB LEDs be based on buttons (for color) and switches (for brightness)
assign led16_b = dim_on_off & rgb_enable?btnl:1'b0;
assign led16_g = dim_on_off & rgb_enable?btnc:1'b0;
assign led16_r = dim_on_off & rgb_enable?btnr:1'b0;
assign led17_b = dim_on_off & rgb_enable?btnu:1'b0;
assign led17_g = dim_on_off & rgb_enable?btnc:1'b0;
assign led17_r = dim_on_off & rgb_enable?btnd:1'b0;
//do sequential stuff lower down on page:
always ff @(posedge clk 100mhz)begin
     if (counter==MAX_COUNT)begin
         counter <= 32'd0:
          rgb_enable <= ~rgb_enable;
    end else begin
         counter <= counter + 32'd1:
    dim counter <= dim counter +16'bl:
   6.111 Fall 2019
```

9/5/2019 6.111 Fall 2019

"Verilog" or "SystemVerilog"?

- SystemVerilog is a superset of Verilog (just like C++ is a superset of C)
- We will learn/use SystemVerilog (.sv files), however ~90% of what we do is just Verilog!
- We're transitioning to this for 2019 since this is how the field is. It also opens a lot more doors for self-study:
 - SystemVerilog is pretty nice so maybe you'll arrive organically at needing some of its behaviors in the project

9/5/2019 6.111 Fall 2019 6

Online Verilog/SystemVerilog Resources

- There are books, but you can figure out most of it from:
 - Doing the labs (motivation to have to figure it out)
 - Formal-ish online resources (best free tutorials):
 - http://www.asic-world.com/verilog/veritut.html
 - http://www.asic-world.com/systemverilog/tutorial.html
 - Informal (StackOverflow)

How to Think About Designing Logic

- A piece of software/program should be thought of as a set of <u>instructions</u> that are executed roughly sequentially
- You describe what to do with software

9/5/2019 6.111 Fall 2019 7 9/5/2019 6.111 Fall 2019

How to Think About Designing Logic

- A design in a Hardware Description Language (HDL) describes the wiring and placement of components. Think of it is specifying a <u>blueprint</u> for what you want to build
- You describe what to build with HDL
- Everything you describe exists in parallel (sort of)

9/5/2019 6.111 Fall 2019

Three Languages, Similar Functionality

 Verilog allows us to design hardware in ways similar to how we write programs:

```
c = a + b

In C:

int simple_a(int a, int b){
    int c = a+b;
    return c;
}

Then in Python:

def simple_a(a,b):
    c = a+b
    return c

finally in Verilog:

module simple_a(input a,input b, output logic c);
    assign c = a + b;
endmodule

endmodule
```

9/5/2019 6.111 Fall 2019 10


Verilog is Very Low Level

The Verilog implementation is only one-bit wide by default

```
module simple_a(input a,input b, output logic c);
assign c = a + b;
endmodule
```

- a is one bit
- Will most likely get synthesized to or the equivalent:
- ь is one bit
- c is one bit

9/5/2019



If we wanted an 8 bit adder:

```
module simple_a(input[7:0] a,input[7:0] b, output logic[7:0] c);
assign c = a + b;
endmodule
```

6.111 Fall 2019



- We'll be using Xilinx FPGAs in this class, and in order to do that, we'll need to use their software development environment Vivado
- Large piece of software that takes care of everything for us
- Lab 1 is designed to get you working with it quickly, but it is going to take a few labs to get to really know it.

9/5/2019 6.111 Fall 2019 12

Vivado QuickStart


- Video shown at beginning
- We have a fully-working project for you to build here:

https://web.mit.edu/6.111/volume2/www/f2019/ handouts/labs/vivado quickstart/quickstart.html

• We recommend building it before starting Lab 1 since it has some setup stuff in it.

9/5/2019 6.111 Fall 2019

Verilog Gets Turned into a Circuit



Verilog:

9/5/2019


• Start with this:

```
module top_level(
                         input [15:0]
                                                                       //switches
                                                                       //center button
                                                                      //up button
                                                                      //left button
                                                                       //right buttor
                                                                       //down button
                                                                       //little LEDs above switches
                                                        led16 b
                                                                      //blue channel left RGB LED
//green channel left RGB LED
                         output logic
                         output logic
                                                        led16_q,
                                                                       //blue channel right RGB LED
                        output logic
                                                        led17 b.
                         output logic
                                                        led17_r
                                                                     //red channel right RGB LED
    parameter MAX_COUNT = 32'd25_000_000; //turn on/off LED every 250 ms...so flash at logic [31:0] counter; // for flashing the LEDs
    logic [15:0] dim_counter; //for adjusting LED brightness
    logic rgb_enable; //used for enabling LED
logic dim_on_off; //used for PWM-dimming the RGB LEDs
    //do the combinatorial stuff first:
assign led = sw; //blanket assignment of all 16 switch values to all 16 LEDs
    assign dim_on_off = swodim_counter; //the higher the switches, the longer this wi
    //make the RGB LEDs be based on buttons (for color) and switches (for brightness)
    assign led16_b = dim_on_off & rgb_enable?btnl:1'b0;
    assign led16_g = dim_on_off & rgb_enable?btnc:1'b0;
assign led16_r = dim_on_off & rgb_enable?btnr:1'b0;
    assign led17_b = dim_on_off & rgb_enable?btnu:1'b0;
assign led17_b = dim_on_off & rgb_enable?btnu:1'b0;
assign led17_r = dim_on_off & rgb_enable?btnd:1'b0;
    //do sequential stuff lower down on page
    always_ff @(posedge clk_100mhz)begin
         if (counter==MAX_COUNT)begin
              counter <= 32'd0:
               rgb_enable <= ~rgb_enable;
         end else begin
              counter <= counter + 32'd1;
         dim counter <= dim counter +16'bl;
       6.111 Fall 2019
```

This Circuit then Gets Designed

Under Synthesis go to: Schematic

Verilog is interpreted into a circuit



9/5/2019 6.111 Fall 2019

Then it gets placed (Implemented)

With Implementation Open go to: Windows>Device



Then it gets loaded onto board



9/5/2019 6.111 Fall 2019 18

For Lab 1

- The circuits you'll be building will be purely combinational, meaning they will be **stateless**
 - Current outputs based ONLY on current inputs
 - No clocks...your designs won't need to include the concept of time
 - This shouldn't be too bad and should let us focus more on syntax and Vivado rather than the intricacies of other stuff.


Practicing Verilog

- Install Vivado (takes up lots of space and requires Windows or Linux)
- Or....

9/5/2019 6.111 Fall 2019 19 9/5/2019 6.111 Fall 2019 20

Online Verilog/System Verilog

edaplayground.com/home



Icarus Verilog

- Works well, but is only Verilog (not SystemVerilog) so a subset of commands we use such as always_ff always_comb will not be supported
- http://iverilog.icarus.com/

9/5/2019 6.111 Fall 2019 22

Recommendation

- Start Lab 1 as soon as possible (due next week)
- Lab 1 and Pset 1 will mutually support one another (Pset 1 is designed to help you do Lab 1)
- Lab 2 is longer, and will come out tomorrow/this weekend early in case you want to get started on it.

9/5/2019 6.111 Fall 2019 23