



## Welcome to 6.111!

- Introductions, course mechanics
  - Course overview
  - Digital signaling
  - Combinational logic
- Handouts
  - lecture slides,
  - LPset #1,
  - info form

Lecture material: Prof. Anantha Chandrakasan and Dr. Chris Terman.

## 6.111 Introductory Digital Systems Lab

- Learn digital systems through lectures, labs and a final project using FPGAs and Verilog.
- Gain experience with hands on course with real hardware – nothing in the cloud.
- 6.111 satisfies
  - Course 6: DLAB2, II, EECS, AUS2
  - Course 16: Laboratory requirement, Professional Area subject

## Introductions




Gim Hom  
Lectures



Joe Steinmeyer  
Lectures



Sarah Flanagan  
TA



Mike Wang  
TA



Diana Wofk  
TA



Sam Cherna



Isabelle Liu



Lydia Sun



Mark Theng



August Trollback


## LA's


## 38-600

Lab hours:  
S 1-11:45p  
M-R 9-11:45p  
F 9-5p

← Stata

49 Stations






Course Website: [web.mit.edu/6.111](http://web.mit.edu/6.111)

Lab: 38-600

- Home Announcements → Announcements, updates, etc
- Labkit Nexys4 DDR → Technical information and data sheet
- Handouts → Online copies of lecture notes, Ipsets and labs
  - ↳ Lectures
  - ↳ Labs: L
- Final Projects → Final project info
  - ↳ Memorable projects
  - ↳ Past projects - all
  - ↳ Schedule
- \*MIT cert required
- \*On-line Grades → On-line grades
- \*Submit PDFs → PDF submissions
- \*Submit Verilog → Verilog submissions
- \*Staffed Lab Hours
- Course info → Policies and important dates
  - Course objectives
  - Course calendar
- Tools → Tools
  - Verilog Editors (new tab)
  - Piazza (new tab) → On-line Q&A

## Assignments - Grading



A large number of students do "A" level work and are, indeed, rewarded with a grade of "A". The corollary to this is that, since average performance levels are so high, punting any part of the subject can lead to a disappointing grade.

## Labs: learning the ropes

- Lab 1 (2%)
  - Experiment with gates, design & implement some logic with FPGA
  - Learn about simulation and using Verilog design suite: Vivado
- Lab 2 (5%)
  - Introduction to clocks, counters and more hardware
  - Serial communications
- Lab 3 (8%)
  - Video circuits: a simple Pong game
    - Use Verilog to program an FPGA
    - Display images
- Lab 4 (11%)
  - Design and implement a Finite State Machine (FSM) – Car Alarm
- Lab 5 (8%)
  - Design a complicated system with multiple FSMs (Major/Minor FSM)
    - Audio processing
    - Digital bubble level using IMU
- You must have a *non-zero* score for each of the labs and all the labs must be checked off as a prerequisite for passing the course. A missing lab will result in a failing grade.


## Final Project

- Grading: 35%
- Done in groups of two or three; one person project by exception
- Open-ended
- You and the staff negotiate a project proposal
  - Must emphasize digital concepts, but inclusion of analog interfaces (e.g., data converters, sensors or motors) common and often desirable
  - Proposal Conference, several Design Reviews
  - Have fun!
- Design presentation to staff
- Staff will provide help with project definition and scope, design, debugging, and testing
- It is extremely difficult for a student to receive an A without completing the final project. Sorry, but we don't give incompletes.

## Project Presentation & Report (13%)


- Design proposal (2%)
- Design presentation (6%)
- Final Report (5%)

## Virtual Pool – La PC Na




Fall 2016  
Matt Basile  
Zareen Choudhury

## FPGA Beethoven



Fall 2016: Henry Love, Mark Yang

## Virtual Softball



Fall 2017 Katherine Shade, Melinda Szabo

## FPGA Passport



Fall 2016 Lorenzo Vigano, Diana Wofk

## Gesture Controlled Drone




Fall 2014 Lee Gross, Ben Schrenk

## Collaboration

- Labs and Ipset must be done independently but students may seek help from other students and of course staff.
- Work submitted for review must be your own

## 6.111 Topics




- Combinational logic
- Sequential Logic
- Memories
- Performance issues
- ...

- Design metrics
- HDL: Verilog, System Verilog
- Simulation tools
- Synthesis, Place & Route
- ...


- FPGAs
- Flash, ram
- ADC, DAC,
- Sensors ...



# Boolean Algebra




GEORGE BOOLE



- 1854: George Boole shows that **logic** is math, not just philosophy!
- Boolean algebra: the mathematics of **binary** values

# Key Link Between Logic and Circuits



- Despite existence of **relays** and introduction of **vacuum tube** in 1906, **digital** electronics did not emerge for thirty years!
- Claude Shannon notices similarities between Boolean algebra and electronic telephone switches
- Shannon's 1937 MIT Master's Thesis introduces the world to **binary digital electronics**

# Evolution of Digital Electronics

## Vacuum Tubes



UNIVAC, 1951  
1900 adds/sec

## Transistors



IBM System/360, 1964  
500,000 adds/sec



## VLSI Circuits



Intel Cascade Lake  
2018 - 22 Cores  
>>7 Billion 14nm


# Digital Systems Thru the Ages

Vacuum tube computer  
Circa 1950



IBM 1401 Computer  
Circa 1962

DEC PDP 11  
Circa 1980



## 6.111 Thru the Ages



Lab kit 1990 aka "digital death"



Labkit 2005



Nexys 4 - 2016




PYNQ - 2019

## 6.111 Evolution

Fall 1969

Fall 2019



### 6.111 Introductory Digital Systems Laboratory


Prereq: 6.002 or 16.004

Units: 3-7-2

Lecture: TR2.30-4 (32-141) Lab: TBA


Introduces digital systems with lectures and labs on logic, flip flops, FPGAs, counters, timing, synchronization, and finite-state machines. Includes overview of accelerometers, gyros, time of light and other modern sensors. Prepares students for the design and implementation of a final project of their choice: games, music, digital filters, wireless communications, video, or graphics. Extensive use of Verilog for describing and implementing digital logic designs.

## The trouble with analog signaling



The real world is full of continuous-time continuous-value (aka "analog") signals created by physical processes: sound vibrations, light fields, voltages and currents, phase and amplitudes, ...


Processing Element



But if we build processing elements to manipulate these signals we must use non-ideal components in real-world environments, so some amount of error (aka "noise") is introduced. The error comes from component tolerances, electrical phenomenon (e.g., IR and Ldi/dt effects), transmission losses, thermal noise, etc. Facts of life that can't be avoided...

And the more analog processing we do, the worse it gets: **signaling errors accumulate in analog systems** since we can't tell from looking at signal which wiggles were there to begin with and which got added during processing.


## Music at MIT circa 1970s



Need an architecture that is noise tolerant, inexpensive, reproducible.

## Solution: go digital!

Continuous values  
Continuous time



So we can detect small changes and restore original values


Discrete values  
Discrete time



So we don't look while it's changing

## The Digital Abstraction

Noise and inaccuracy are inevitable; we can't reliably engineer perfect components – we must **design our system to tolerate some amount of error** if it is to process information reliably.



Keep in mind that the world is not digital, we would simply like to engineer it to behave that way. Furthermore, we must use **real physical phenomena** to implement digital designs!

## Digital Encoding

To ensure we can distinguish signal from noise, we'll encode information using a fixed set of discrete values. Options are:

voltages	phase
currents	frequency

For 6.111, we'll use voltages to encode information. Current, phase and frequency encoding have uses in other applications.


Why voltage?

- easily generated, well understood
- historically used, lots of circuits
- with CMOS, almost zero power in steady state

No free lunch:

- noise sensitivity, non-ideal wires (RC time constant),

## Digital processing elements




Digital processing elements restore noisy input values to legal output values – **signaling errors don't accumulate in digital systems**. So the number of processing elements isn't limited by noise problems!

The "trick" is that we've defined our signaling convention so that we can tell from looking at a signal which wiggles were there to begin with and which got added during processing.

We'll keep things simple by designing our processing elements to use voltages to encode binary values (0 or 1).

## Using voltages to encode binary values

To avoid hard-to-make decisions at the boundaries between voltages, insert a “forbidden zone” between levels. To ensure robust operation we’d like to make the noise margins as large as possible.



## Digital Signaling Specification

Digital input:  $V_{IN} < V_{IL}$  or  $V_{IN} > V_{IH}$

Digital output:  $V_{OUT} < V_{OL}$  or  $V_{OUT} > V_{OH}$

Noise margins:  $V_{IL} - V_{OL}$  and  $V_{OH} - V_{IH}$

Where  $V_{OL}$ ,  $V_{IL}$ ,  $V_{IH}$  and  $V_{OH}$  are part of the specification for a particular family of digital components.

Now that we have a way of encoding information as a signal, we can define what it means to be digital device.

## Sample DC (signaling) Specification

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTTL	-0.3	0.8	2.0	3.45	0.4	2.4	Note(3)	Note(3)
LVC MOS33, LVDCI33	-0.3	0.8	2.0	3.45	0.4	$V_{CC0} - 0.4$	Note(3)	Note(3)
LVC MOS25, LVDCI25	-0.3	0.7	1.7	$V_{CC0} + 0.3$	0.4	$V_{CC0} - 0.4$	Note(3)	Note(3)
LVC MOS18, LVDCI18	-0.3	$35\% V_{CC0}$	$65\% V_{CC0}$	$V_{CC0} + 0.3$	0.45	$V_{CC0} - 0.45$	Note(4)	Note(4)
LVC MOS15, LVDCI15	-0.3	$35\% V_{CC0}$	$65\% V_{CC0}$	$V_{CC0} + 0.3$	$25\% V_{CC0}$	$75\% V_{CC0}$	Note(4)	Note(4)
LVC MOS12	-0.3	$35\% V_{CC0}$	$65\% V_{CC0}$	$V_{CC0} + 0.3$	$25\% V_{CC0}$	$75\% V_{CC0}$	Note(6)	Note(6)
PCI33_3 <sup>(5)</sup>	-0.2	$30\% V_{CC0}$	$50\% V_{CC0}$	$V_{CC0}$	$10\% V_{CC0}$	$90\% V_{CC0}$	Note(5)	Note(5)
PCI66_3 <sup>(5)</sup>	-0.2	$30\% V_{CC0}$	$50\% V_{CC0}$	$V_{CC0}$	$10\% V_{CC0}$	$90\% V_{CC0}$	Note(5)	Note(5)
PCI-X <sup>(5)</sup>	-0.2	$35\% V_{CC0}$	$50\% V_{CC0}$	$V_{CC0}$	$10\% V_{CC0}$	$90\% V_{CC0}$	Note(5)	Note(5)

Source: Xilinx Virtex 5 Datasheet

## Arduino Processor DC Specification

### 32.2. Common DC Characteristics

Table 32-2. Common DC characteristics  $T_A = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{CC} = 1.8\text{V}$  to  $5.5\text{V}$  (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{IL}$	Input Low Voltage, except XTAL1 and RESET pin	$V_{CC} = 1.8\text{V} - 2.4\text{V}$	-0.5		$0.2V_{CC}^{(1)}$	V
		$V_{CC} = 2.4\text{V} - 5.5\text{V}$	-0.5		$0.3V_{CC}^{(1)}$	V
$V_{IH}$	Input High Voltage, except XTAL1 and RESET pins	$V_{CC} = 1.8\text{V} - 2.4\text{V}$	$0.7V_{CC}^{(2)}$		$V_{CC} + 0.5$	V
		$V_{CC} = 2.4\text{V} - 5.5\text{V}$	$0.6V_{CC}^{(2)}$		$V_{CC} + 0.5$	V
$V_{OL}$	Output Low Voltage <sup>(4)</sup> except RESET pin	$I_{OL} = 20\text{mA}$ , $T_A = 85^\circ\text{C}$			0.9	V
		$V_{CC} = 5\text{V}$ , $T_A = 105^\circ\text{C}^{(5)}$			1.0	V
		$I_{OL} = 10\text{mA}$ , $T_A = 85^\circ\text{C}$			0.6	V
		$V_{CC} = 3\text{V}$ , $T_A = 105^\circ\text{C}^{(5)}$			0.7	V
$V_{OH}$	Output High Voltage <sup>(3)</sup> except Reset pin	$I_{OH} = -20\text{mA}$ , $T_A = 85^\circ\text{C}$	4.2			V
		$V_{CC} = 5\text{V}$ , $T_A = 105^\circ\text{C}^{(5)}$	4.1			V
		$I_{OH} = -10\text{mA}$ , $T_A = 85^\circ\text{C}$	2.3			V
		$V_{CC} = 3\text{V}$ , $T_A = 105^\circ\text{C}^{(5)}$	2.1			V


Source: ATmega328P Datasheet



# A Digital Processing Element

A combinational device is a processing element that has

- one or more digital inputs One of two discrete values
  - one or more digital outputs
  - a functional specification that details the value of each output for every possible combination of valid input values
  - a timing specification consisting (at minimum) of an upper bound  $t_{pd}$  on the required time for the device to compute the specified output values from an arbitrary set of stable, valid input values
- Static discipline



# Why have processing blocks?

- The goal of modular design:

## ABSTRACTION


- What does that mean anyway:
  - Rules simple enough for a 6-3 to follow...
  - Understanding BEHAVIOR without knowing IMPLEMENTATION
  - Predictable composition of functions
  - Tinker-toy assembly
  - Guaranteed behavior under REAL WORLD circumstances



# A Combinational Digital System

- A set of interconnected elements is a combinational device if
  - each circuit element is a combinational device
  - every input is connected to exactly one output or a constant (e.g., some vast supply of 0's and 1's)
  - the circuit contains no directed cycles
- Why is this true?
  - Given an acyclic circuit meeting the above constraints, we can derive functional and timing specs for the input/output behavior from the specs of its components!
  - We'll see lots of examples soon. But first, we need to build some combinational devices to work with...


# Example Device: An Inverter



Static Discipline requires that we avoid the shaded regions (aka "forbidden zones"), which correspond to valid inputs but invalid outputs. Net result: combinational devices must have  $GAIN > 1$  and be **NONLINEAR**.


$$\frac{\partial V_{OUT}}{\partial V_{IN}}$$

# Combinational Device Wish List




- ✓ Design our system to tolerate some amount of error  
 ⇒ Add positive noise margins  
 ⇒ VTC: gain > 1 & nonlinearity
- ✓ Lots of gain ⇒ big noise margin
- ✓ Cheap, small
- ✓ Changing voltages will require us to dissipate power, but if no voltages are changing, we'd like zero power dissipation
- ✓ Want to build devices with useful functionality (what sort of operations do we want to perform?)

# Wishes Granted: CMOS




# MOSFETS: Gain & Non-linearity




MOSFETs (metal-oxide-semiconductor field-effect transistors) are four-terminal voltage-controlled switches. Current flows between the diffusion terminals if the voltage on the gate terminal is large enough to create a conducting "channel", otherwise the mosfet is off and the diffusion terminals are not connected.

# Digital Integrated Circuits






# Moore's Forever?



# Functional Specifications




A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

3 binary inputs  
so  $2^3 = 8$  rows in our truth table

An concise, unambiguous technique for giving the functional specification of a combinational device is to use a **truth table** to specify the output value for each possible combination of input values ( $N$  binary inputs  $\rightarrow 2^N$  possible combinations of input values).

# Timing Specifications

**Propagation delay ( $t_{PD}$ ):** An upper bound on the delay from valid inputs to valid outputs (aka " $t_{PD,MAX}$ ")




Design goal: minimize propagation delay

# Contamination Delay



an optional, additional timing spec

**Contamination delay ( $t_{CD}$ ):** A lower bound on the delay from invalid inputs to invalid outputs (aka " $t_{PD,MIN}$ ")



Do we really need  $t_{CD}$ ?  
Usually not... it'll be important when we design circuits with registers (coming soon!)  
If  $t_{CD}$  is not specified, safe to assume it's 0.


# The Combinational Contract



- Note:
1. No Promises during **XXXXXX**
  2. Default (conservative) spec:  $t_{CD} = 0$


# Building Digital Systems

- Goal of 6.111: Building binary digital solutions to computational problems



# Building Digital Systems with HDLs

- Logic synthesis using a Hardware Description Language (HDL) automates the most tedious and error-prone aspects of design



# Verilog and VHDL

## VHDL

- Commissioned in 1981 by Department of Defense; now an IEEE standard
- Initially created for ASIC synthesis
- Strongly typed; potential for verbose code
- Strong support for package management and large designs

## Verilog

- Created by Gateway Design Automation in 1985; now an IEEE standard
- Initially an interpreted language for gate-level simulation
- Less explicit typing (e.g., compiler will pad arguments of different widths)
- No special extensions for large designs

Hardware structures can be modeled effectively in either VHDL and Verilog. Verilog is similar to c and a bit easier to learn.




# Verilog HDL


- Misconceptions
  - The coding style or clarity does not matter as long as it works
  - Two different Verilog encodings that simulate the same way will synthesize to the same set of gates
  - Synthesis just can't be as good as a design done by humans
    - Shades of assembly language versus a higher level language
- What can be Synthesized
  - Combinational Functions
    - Multiplexors, Encoders, Decoders, Comparators, Parity Generators, Adders, Subtractors, ALUs, Multipliers
    - Random logic
  - Control Logic
    - FSMs
- What can't be Synthesized
  - Precise timing blocks (e.g., delay a signal by 2ns)
  - Large memory blocks (can be done, but very inefficient)
- Understand what constructs are used in simulation vs. hardware mapping

# The FPGA: A Conceptual View

- An FPGA is like an electronic breadboard that is wired together by an automated **synthesis tool**
- Built-in components are called **CLB** (configurable logic blocks) and used to build logic blocks.



# Xilinx FPGA Interconnect Details



Why six transistors?

# Synthesis and Mapping for FPGAs


- Infer logic : choose the FPGA CLB that efficiently implement various parts of the HDL code

```

...
always @ (posedge clk)
begin
    count <= count + 1;
end
...
    
```


HDL Code

"This section of code looks like a counter. My FPGA can synthesize some of those..."



Inferred logic

- Place-and-route: with area and/or speed in mind, choose the needed macros by location and route the interconnect




"This design only uses 10% of the FPGA. Let's use the CLB in one corner to minimize the distance between blocks."

## Summary

- Use voltages to encode information
- “Digital” encoding
  - valid voltage levels for representing “0” and “1”
  - forbidden zone avoids mistaking “0” for “1” and vice versa
- Noise
  - Want to tolerate real-world conditions: NOISE.
  - Key: tougher standards for output than for input
  - devices must have gain and have a non-linear VTC
- Combinational devices
  - Each logic family has Tinkertoy-set simplicity, modularity
  - predictable composition: “parts work → whole thing works”
  - static discipline
    - digital inputs, outputs; restore marginal input voltages
    - complete functional spec, e.g., a truth table
    - valid inputs lead to valid outputs in bounded time ( $<t_{PD}$ )

## Lab Checkoff

- Lab check off will be in two groups: Thu or Fri.
- Thu group indicated by @G1 or @G2 in grade sheet



# Lecture 1 Part 2

Quick SystemVerilog and Vivado Overview for Lab 1

## 6.111 Thru the Ages



Lab kit 1990 aka "digital death"



Labkit 2005



Nexys 4 - 2016



PYNQ - 2019\*\*\*


## Things Change....

### ARTICLE

#### Modern microprocessor complementary carbon na

Cage Hill<sup>1,3</sup>, Christian Lau<sup>1,3</sup>, Andrew Wright<sup>1</sup>, Samuel Fuller<sup>2</sup>, Mindy D. Bis Rebecca Ho<sup>1</sup>, Aya Amer<sup>1</sup>, Yosi Stein<sup>2</sup>, Denis Murphy<sup>2</sup>, Arvind<sup>1</sup>, Anantha Char

Electronics is approaching a major paradigm shift because silicon trans efficiency benefits, spurring research towards beyond-silicon nanotefect transistor (CNFET)-based digital circuits promise substantial - perfectly control intrinsic nanoscale defects and variability in carbon r large-scale integrated systems. Here we overcome these challenges to de entirely from CNFETs. This 16-bit microprocessor is based on the RISC-V on 16-bit data and addresses, comprises more than 14,000 complement designed and fabricated using industry-standard design flows and proc for carbon nanotubes, a set of combined processing and design technie macroscopic scales across full wafer substrates. This work experiment: beyond-silicon electronic systems.



Extended Data Fig. 2 | Microscopy image of a full fabricated RV16X-NANO die. The processor core is in the middle of the die, with test circuitry surrounding the perimeter (when the RV16X-NANO is diced for packaging, these test structures are removed). The test structures include test structures for monitoring fabrication, as well as for monitoring and characterizing all of the 61 standard cells in our standard cell library.

<https://www.nature.com/articles/s41586-019-1493-8>

## Vivado Demo

[https://web.mit.edu/6.111/volume2/www/f2019/handouts/labs/vivado\\_quickstart/quickstart.html](https://web.mit.edu/6.111/volume2/www/f2019/handouts/labs/vivado_quickstart/quickstart.html)



# What Controls This?

- SystemVerilog interpreted with Vivado

```
module top_level(
    input clk_100mhz, //clock
    input [15:0] sw, //switches
    input btnC, //center button
    input btnu, //up button
    input btnl, //left button
    input btnr, //right button
    input btnd, //down button
    output logic [15:0] led, //little LEDs above switches
    output logic led16_b, //blue channel left RGB LED
    output logic led16_g, //green channel left RGB LED
    output logic led16_r, //red channel left RGB LED
    output logic led17_b, //blue channel right RGB LED
    output logic led17_g, //green channel right RGB LED
    output logic led17_r, //red channel right RGB LED
);
parameter MAX_COUNT = 32'd25_000_000; //turn on/off LED every 250 ms...so flash at
logic [31:0] counter; // for flashing the LEDs
logic [15:0] dim_counter; //for adjusting LED brightness
logic rgb_enable; //used for enabling LED
logic dim_on_off; //used for PWM-dimming the RGB LEDs
//do the combinatorial stuff first:
assign led = sw; //blanket assignment of all 16 switch values to all 16 LEDs
assign dim_on_off = sw[dim_counter]; //the higher the switches, the longer this w
//make the RGB LEDs be based on buttons (for color) and switches (for brightness)
assign led16_b = dim_on_off & rgb_enable?btnl:1'b0;
assign led16_g = dim_on_off & rgb_enable?btnC:1'b0;
assign led16_r = dim_on_off & rgb_enable?btnr:1'b0;
assign led17_b = dim_on_off & rgb_enable?btnu:1'b0;
assign led17_g = dim_on_off & rgb_enable?btnC:1'b0;
assign led17_r = dim_on_off & rgb_enable?btnd:1'b0;
//do sequential stuff lower down on page:
always_ff @(posedge clk_100mhz)begin
    if (counter==MAX_COUNT)begin
        counter <= 32'd0;
        rgb_enable <= ~rgb_enable;
    end else begin
        counter <= counter + 32'd1;
    end
    dim_counter <= dim_counter +16'b1;
end
endmodule
```

# “Verilog” or “SystemVerilog”?

- SystemVerilog is a superset of Verilog (just like C++ is a superset of C)
- We will learn/use SystemVerilog (.sv files), **however** ~90% of what we do is just Verilog!
- We’re transitioning to this for 2019 since this is how the field is. It also opens a lot more doors for self-study:
  - SystemVerilog is pretty nice so maybe you’ll arrive organically at needing some of its behaviors in the project

# Online Verilog/SystemVerilog Resources

- There are books, but you can figure out most of it from:
  - Doing the labs (motivation to have to figure it out)
  - Formal-ish online resources (best free tutorials):
    - <http://www.asic-world.com/verilog/veritut.html>
    - <http://www.asic-world.com/systemverilog/tutorial.html>
  - Informal (StackOverflow)

# How to Think About Designing Logic

- A piece of software/program should be thought of as a set of **instructions** that are executed roughly sequentially
- You describe what to **do** with software



# How to Think About Designing Logic

- A design in a Hardware Description Language (HDL) describes the wiring and placement of components. Think of it as specifying a **blueprint** for what you want to build
- You describe what to **build** with HDL
- *Everything you describe exists in parallel (sort of)*

# Three Languages, Similar Functionality

- Verilog allows us to design hardware in ways similar to how we write programs:

```
          c = a + b

In C:
1
2 int simple_a(int a, int b){
3   int c = a+b;
4   return c;
5 }

Then in Python:
1
2 def simple_a(a,b):
3   c = a+b
4   return c
5

Finally in Verilog:
1
2 module simple_a(input a,input b, output logic c);
3   assign c = a + b;
4 endmodule
5
```


# Verilog is Very Low Level

*The Verilog implementation is only one-bit wide by default*

```
1
2 module simple_a(input a,input b, output logic c);
3   assign c = a + b;
4 endmodule
5
```

- a is one bit
- b is one bit
- c is one bit

Will most likely get synthesized to or the equivalent:



If we wanted an 8 bit adder:

```
1
2 module simple_a(input[7:0] a,input[7:0] b, output logic[7:0] c);
3   assign c = a + b;
4 endmodule
5
```




- We'll be using Xilinx FPGAs in this class, and in order to do that, we'll need to use their software development environment **Vivado**
- Large piece of software that takes care of everything for us
- Lab 1 is designed to get you working with it quickly, but it is going to take a few labs to get to really know it.

# Vivado QuickStart

- Video shown at beginning
- We have a fully-working project for you to build here: [https://web.mit.edu/6.111/volume2/www/f2019/handouts/labs/vivado\\_quickstart/quickstart.html](https://web.mit.edu/6.111/volume2/www/f2019/handouts/labs/vivado_quickstart/quickstart.html)
- We recommend building it before starting Lab 1 since it has some setup stuff in it.

# Verilog Gets Turned into a Circuit



# Verilog:

- Start with this:


```

module top_level(
    input [15:0] sw, //switches
    input btnC, //center button
    input btnu, //up button
    input btnl, //left button
    input btnr, //right button
    input btnd, //down button
    output logic [15:0] led, //little LEDs above switches
    output logic led16_b, //blue channel left RGB LED
    output logic led16_g, //green channel left RGB LED
    output logic led16_r, //red channel left RGB LED
    output logic led17_b, //blue channel right RGB LED
    output logic led17_g, //green channel right RGB LED
    output logic led17_r, //red channel right RGB LED
);
parameter MAX_COUNT = 32'd25_000_000; //turn on/off LED every 250 ms...so flash at
logic [31:0] counter; // for flashing the LEDs
logic [15:0] dim_counter; //for adjusting LED brightness
logic rgb_enable; //used for enabling LED
logic dim_on_off; //used for PWM-dimming the RGB LEDs
//do the combinatorial stuff first:
assign led = sw; //blanket assignment of all 16 switch values to all 16 LEDs
assign dim_on_off = sw>dim_counter; //the higher the switches, the longer this wd
//make the RGB LEDs be based on buttons (for color) and switches (for brightness)
assign led16_b = dim_on_off & rgb_enable?btnl:1'b0;
assign led16_g = dim_on_off & rgb_enable?btnc:1'b0;
assign led16_r = dim_on_off & rgb_enable?btnu:1'b0;
assign led17_b = dim_on_off & rgb_enable?btnr:1'b0;
assign led17_g = dim_on_off & rgb_enable?btnc:1'b0;
assign led17_r = dim_on_off & rgb_enable?btnd:1'b0;
//do sequential stuff lower down on page:
always_ff @(posedge clk_100mhz)begin
    if (counter==MAX_COUNT)begin
        counter <= 32'd0;
        rgb_enable <= ~rgb_enable;
    end
    else begin
        counter <= counter + 32'd1;
    end
    dim_counter <= dim_counter +16'b1;
end
endmodule
    
```

# This Circuit then Gets Designed


Under Synthesis go to Schematic

Verilog is interpreted into a circuit



Then it gets placed  
(Implemented)

With Implementation Open go to:  
Windows>Device



9/5/2019

6.111 Fall 2019

17

Then it gets loaded onto board



9/5/2019

6.111 Fall 2019

18

## For Lab 1

- The circuits you'll be building will be purely combinational, meaning they will be ***stateless***
  - Current outputs based ONLY on current inputs
  - No clocks...your designs won't need to include the concept of time
  - This shouldn't be too bad and should let us focus more on syntax and Vivado rather than the intricacies of other stuff.

9/5/2019

6.111 Fall 2019

19

## Practicing Verilog

- Install Vivado (takes up lots of space and requires Windows or Linux)
- Or....


9/5/2019

6.111 Fall 2019

20

# Online Verilog/System Verilog

edaplayground.com/home



9/5/2019

6.111 Fall 2019

21

# Icarus Verilog

- Works well, but is only Verilog (not SystemVerilog) so a subset of commands we use such as `always_ff` `always_comb` will not be supported

- <http://iverilog.icarus.com/>

9/5/2019

6.111 Fall 2019

22

# Recommendation

- Start Lab 1 as soon as possible (due next week)
- Lab 1 and Pset 1 will mutually support one another (Pset 1 is designed to help you do Lab 1)
- Lab 2 is longer, and will come out tomorrow/this weekend early in case you want to get started on it.

9/5/2019

6.111 Fall 2019

23