

# Intro to Verilog

- · Circuits in the real world
- Verilog
  - -- structural: modules, instances
  - -- dataflow: continuous assignment
  - -- sequential behavior: always blocks
  - -- other useful features


#### Handouts

· lecture slides

Reminder: Lab 1 Checkoff Thu (A-M), Fr (N-Z)

6.111 Fall 2018 Lecture 3

### **New Horizon Probe**




- Transmitter power 12 watts
- Transit time to earth 4.5 hours from Pluto
- Received signal strength
   ~ 10<sup>-19</sup> watts!
- Reception possible because of interleaving, forward error correction and super low noise amplifiers.

https://upload.wikimedia.org/wikipedia/commons/thumb/4/4f/New\_Horizons\_Transparent.png/257px-New\_Horizons\_Transparent.png

6.101 Spring 2018 Lecture 13 2

### Wires Theory vs Reality



### Bypass (Decoupling) Capacitors

Electrolytic Capacitor 10uf


Bypass capacitor 0.1uf typical

Through hole PCB (ancient) shown for clarity.

- Provides additional filtering from main power supply
- Used as local energy source – provides peak current during transitions
- Provided decoupling of noise spikes during transitions
- Placed as close to the IC as possible.
- Use small capacitors for high frequency response.
- Use large capacitors to localize bulk energy storage

6.111 Fall 2018 Lecture 3

## Nexys4 Power System




ADP: Analog Devices

6.111 Fall 2018 Lecture 1

### Input Output Design

Floating input is undefined


Limit output current for LED



6.111 Fall 2018 Lecture 1 6

## Nexys I/O PMOD Limitations


- Max current: 1 amp/PMOD, constrained by
  - USB source (~0.5-1amp)
  - External power supply
  - 3.3V regulator (3 amp)
- Max frequency: <50Mhz



### **PMOD Port Protection**

R: Short circuit protection

D: Over voltage protection



6.111 Fall 2018 Lecture 1 7 6.111 Fall 2018 Lecture 1

# **RC** Equation

$$V_{s} = 5 V$$

$$R$$

$$V_{c} V_{c} = 5 \left(1 - e^{\frac{t}{RC}}\right)$$

$$V_s = 5 V$$

Switch is closed t<0

Switch opens t>0

$$V_{s} = V_{R} + V_{C}$$

$$V_{s} = i_{R}R + V_{c} \quad i_{R} = C\frac{dV_{c}}{dt}$$

$$V_{s} = RC\frac{dV_{c}}{dt} + V_{c}$$

$$V_{c} = V_{s} \left(1 - e^{-\frac{t}{RC}}\right)$$

$$e^x = 1 + x + \frac{x^2}{2!} + \frac{x^3}{2!} + \frac{x^4}{4!} + \dots$$

Is RC in units of time?

$$= \sum_{n=0}^{\infty} \frac{x^n}{n!}$$

6.111 Fall 2018 Lecture 1

### **Diodes**

- Reversed diodes have capacitances ~ 200pf
- Reversed biased diodes are used as varactors aka varicap diode, tuning diode, variable capacitor diode ...
- · Depletion layer (spacing) increases with reversed voltage; capacitance decreases

$$e^{-1} = 0.37$$
  $V_c = 5 \left( 1 - e^{-\frac{t}{RC}} \right)$ 

• R=200 $\Omega$ , C=200pf RC=20ns Max F << 50Mhz

6.111 Fall 2018 Lecture 1


### RS-232 - Serial Data Transfer

- Standard developed in 1970
- Clear definition of terminal and data communications (modem)
- Data is sent over a single wire one bit at a time at a fixed data rate.


Lecture 1

• Data rates can range from 300 bits per second (bps) to megabits/second.

First modem was 300 bps.




6.111 Fall 2018








RX is input



#### Synthesis - Really?



### SystemVerilog *logic* values

Since we're describing hardware, we'll need to represent the values that can appear on wires. SystemVerilog uses a 4-valued logic:

When using a tri-state bus, we'll need to represent the values that can appear on bus and need to use Verilog with a 4-valued logic:

Value	Meaning
0	Logic zero, "low"
1	Logic zero, "low" Logic one, "high"
Z or ?	High impedance (tri-state buses)
X	Unknown value (simulation)

"X" is used by simulators when a wire hasn't been initialized to a known value or when the predicted value is an illegitimate logic value (e.g., due to contention on a tri-state bus).

6.111 Fall 2018 Lecture 1 14

### **Numeric Constants**

Constant values can be specified with a specific width and radix:

By default constants are unsigned and will be extended with 0's on left if need be (if high-order bit is X or Z, the extended bits will be X or Z too). You can specify a signed constant as follows:

```
8'shFF // 8-bit twos-complement representation of -1
```

To be absolutely clear in your intent it's usually best to explicitly specify the width and radix.

### Basic building block: modules

In Verilog we design modules, one of which will be identified as our top-level module. Modules usually have named, directional ports (specified as input, output or inout) which are used to communicate with the module.

Don't forget this ";"

```
// 2-to-1 multiplexer with dual-polarity outputs
module mux2(input a,b,sel, output z,zbar);
wire selbar,z1,z2;  // wires internal to the module
  // order doesn't matter - all statements are
  // executed concurrently!
  not i1(selbar,sel);  // inverter, name is "i1"
  and a1(z1,a,selbar);  // port order is (out,in1,in2,...)
  and a2(z2,b,sel);
  or o1(z,z1,z2);
  not i2(zbar,z);
endmodule
```

In this example the module's behavior is specified using Verilog's built-in Boolean modules: not, buf, and, nand, or, nor, xor, xnor. Just say no! We want to specify behavior, not implementation!

6.111 Fall 2018 Lecture 3 15 6.111 Fall 2018 Lecture 3 16

### Continuous assignments

If we want to specify a behavior equivalent to combinational logic, use Verilog's operators and continuous assignment statements:

```
// 2-to-1 multiplexer with dual-polarity outputs
module mux2(input a,b,sel, output z,zbar);
 // again order doesn't matter (concurrent execution!)
 // syntax is "assign LHS = RHS" where LHS is a wire/bus
 // and RHS is an expression
 assign z = sel ? b : a;
 assign zbar = ~z;
endmodule
```

Conceptually assign's are evaluated continuously, so whenever a value used in the RHS changes, the RHS is re-evaluated and the value of the wire/bus specified on the LHS is updated.

This type of execution model is called "dataflow" since evaluations are triggered by data values flowing through the network of wires and operators.

6.111 Fall 2018 Lecture 3

### Boolean operators

- ^ is NOT exponentiation (\*\*)
- Logical operator with z and x
  - 4'bz0x1 === 4'bz0x1 = 1 4'bz0x1 === 4'bz001 = 0
- Bitwise operator with z and x
  - 4'b0001 & 4'b1001 = 0001 4'b1001 & 4'bx001 = x001

#### **Bitwise**

~a	NOT
a&b	AND
a b	OR
a^b	XOR
a ~^ b a ^~ b	XNOR

# Reduction

&a	AND
~&a	NAND
a	OR
~ a	NOR
^a	XOR
~^a ^~a	XNOR

Note distinction between ~a and !a when operating on multi-bit values

#### Logical

!a	NOT
a && b	AND
a    b	OR
a == b a != b	[in]equality returns x when x or z in bits. Else returns 0 or 1
a === b a !== b	case [in]equality returns 0 or 1 based on bit by bit comparison

### Boolean operators

- Bitwise operators perform bit-oriented operations on vectors
  - $\sim (4'b0101) = {\sim 0, \sim 1, \sim 0, \sim 1} = 4'b1010$
  - 4'b0101 & 4'b0011 = {0&0, 1&0, 0&1, 1&1} = 4'b0001
- Reduction operators act on each bit of a single input vector
  - &(4'b0101) = 0 & 1 & 0 & 1 = 1'b0
- Logical operators return one-bit (true/false) results
  - !(4'b0101) = 1'b0

#### Bitwise

~a	NOT
a&b	AND
a b	OR
a^b	XOR
a ~^ b a ^~ b	XNOR

#### Reduction

&a	AND
~&a	NAND
a	OR
~ a	NOR
^a	XOR
~^a ^~a	XNOR

Note distinction between ~a and !a when operating on multi-bit values

#### Logical (checks for z and x)

!a	NOT
a && b	AND
a    b	OR
a == b a != b	[in]equality returns x when x or z in bits. Else returns 0 or 1
a === b a !== b	case [in]equality returns 0 or 1 based on bit by bit comparison

6.111 Fall 2018 Lecture 3

### **Integer Arithmetic**

Verilog's built-in arithmetic makes a 32-bit adder easy:

```
module add32
     (input[31:0] a, b,
     output[31:0] sum);
   assign sum = a + b;
endmodule
```

A 32-bit adder with carry-in and carry-out:

```
module add32_carry
    (input[31:0] a,b,
    input cin,
    output[31:0] sum,
    output cout);
  assign \{cout, sum\} = a + b + cin;
endmodule
                       concatenation
```

### Other operators

#### Conditional

a?b:c	If a then b else c

#### Relational

a > b	greater than
a >= b	greater than or equal
a < b	Less than
a <= b	Less than or equal

#### Arithmetic

-a	negate
a + b	add
a - b	subtract
a*b	multiply
a/b	divide
a % b	modulus
a ** b	exponentiate
a << b	logical left shift
a >> b	logical right shift
a <<< b	arithmetic left shift
a >>> b	arithmetic right shift

6.111 Fall 2018 Lecture 3

# Parameterized modules

```
// 2-to-1 multiplexer, W-bit data
module mux2 #(parameter W=1) // data width, default 1 bit
            (input [W-1:0] a,b,
             input sel,
             output [W-1:0] z);
 assign z = sel ? b : a;
 assign zbar = ~z:
endmodule
// 4-to-1 multiplexer, W-bit data
module mux4 #(parameter W=1) // data width, default 1 bit
            (input [W-1:0] d0,d1,d2,d3,
             input [1:0] sel,
             output [W-1:0] z);
 wire [W-1:0] z1,z2;
 mux2 \#(.W(W)) m1(.sel(sel[0]),.a(d0),.b(d1),.z(z1));
 mux2 \#(.W(W)) m2(.sel(sel[0]),.a(d2),.b(d3),.z(z2));
 mux2 \#(.W(W)) m3(.sel(sel[1]),.a(z1),.b(z2),.z(z));
endmodule
                   could be an expression evaluable at compile time;
```

if parameter not specified, default value is used

### Hierarchy: module instances

Our descriptions are often hierarchical, where a module's behavior is specified by a circuit of module instances:

```
// 4-to-1 multiplexer
module mux4(input d0,d1,d2,d3, input [1:0] sel, output z);
  wire z1.z2:
 // instances must have unique names within current module.
 // connections are made using .portname(expression) syntax.
 // once again order doesn't matter...
  mux2 m1(.sel(sel[0]),.a(d0),.b(d1),.z(z1)); // not using zbar
  mux2 m2(.sel(sel[0]),.a(d2),.b(d3),.z(z2));
  mux2 m3(.sel(sel[1]),.a(z1),.b(z2),.z(z));
  // could also write "mux2 m3(z1,z2,sel[1],z,)" NOT A GOOD IDEA!
endmodule
```

Connections to module's ports are made using a syntax that specifies both the port name and the wire(s) that connects to it, so ordering of the ports doesn't have to be remembered ("explicit").

This type of hierarchical behavioral model is called "structural" since we're building up a structure of instances connected by wires. We often mix dataflow and structural modeling when describing a module's behavior.

6.111 Fall 2018 Lecture 3

### Sequential behaviors

There are times when we'd like to use sequential semantics and more powerful control structures – these are available inside sequential always blocks:

```
// 4-to-1 multiplexer
module mux4(input a.b.c.d. input [1:0] sel. output reg z.zbar);
  always @(*) begin
    if (sel == 2'b00) z = a:
    else if (sel == 2'b01) z = b;
    else if (sel == 2'b10) z = c;
    else if (sel == 2'b11) z = d;
    else z = 1'bx; // when sel is X or Z
    // statement order matters inside always blocks
    // so the following assignment happens *after* the
    // if statement has been evaluated
    zbar = ~z:
  end
endmodule
always @(*) blocks are evaluated whenever any value used inside
```

changes. Equivalently we could have written

```
always @(a, b, c, d, sel) begin ... end // careful, prone to error!
```

6.111 Fall 2018 Lecture 3 6.111 Fall 2018 23 Lecture 3

### Historical Usage: reg vs wire

Verilog (not SystemVerilog in this case) uses wire declarations when naming nets (ports are declared as wires by default).

However nets appearing on the LHS of assignment statements inside of always blocks must be declared as type reg.

I don't know why Verilog has this rule! I think it's because traditionally <code>a1ways</code> blocks were used for sequential logic (the topic of next lecture) which led to the synthesis of hardware registers instead of simply wires. Always blocks typically include flip-flops (storage), hence the concept of <code>a1ways\_ff</code> in SystemVerilog. So this seemingly unnecessary rule really supports historical usage – the declaration would help the reader distinguish registered values from combinational values.

SystemVerilog logic keyword replaces reg and wire.

6.111 Fall 2018 Lecture 3 25

### Unintentional creation of state

Suppose there are multiple execution paths inside an always block, i.e., it contains if or case statements, and that on some paths a net is assigned and on others it isn't.

```
// 3-to-1 multiplexer ????

module mux3(input a,b,c, input [1:0] sel, output reg z);

always @(*) begin

case (sel)

2'b00: z = a;
2'b01: z = b;
2'b10: z = c;
// if sel is 2'b11, no assignment to z!!??

endcase
end
endmodule
```

So sometimes z changes and sometimes it doesn't (and hence keeps its old value). That means the synthesized hardware has to have a way of remembering the state of z (i.e., it's old value) since it's no longer just a combinational function of sel, a, b, and c. Not what was intended here. More on this in next lecture.

### Case statements

Chains of if-then-else statements aren't the best way to indicate the intent to provide an alternative action for every possible control value. Instead use case:

```
// 4-to-1 multiplexer
module mux4(input a,b,c,d, input [1:0] sel, output reg z,zbar);
  always @(*) begin
    case (sel)
       2'b00: z = a;
       2'b01: z = b;
       2'b10: z = c;
       2'b11: z = d;
       default: z = 1'bx; // in case sel is X or Z
    endcase
    zbar = ~z;
  end
endmodule
```

case looks for an exact bit-by-bit match of the value of the case expression (e.g., sel) against each case item, working through the items in the specified order. casex/casez statements treat X/Z values in the selectors as don't cares when doing the matching that determines which clause will be executed.

6.111 Fall 2018 Lecture 3

### Keeping logic combinational

To avoid the unintentional creation of state, ensure that each variable that's assigned in an always block always gets assigned a new value at least once on every possible execution path.

```
// 3-to-1 multiplexer
module mux3(input a,b,c, input [1:0] sel, output reg z);
always @ (*) begin
z = 1'bx; // a second assignment may happen below
case (sel)
Use one or 2'b00: z = a;
the other 2'b01: z = b;
2'b10: z = c;
default: z = 1'bx;
endcase
end
endmodule
```

It's good practice when writing combinational always blocks to provide a default: clause for each case statement and an else clause for each if statement.

6.111 Fall 2018 Lecture 3 27 6.111 Fall 2018 Lecture 3 28


### Other useful Verilog features

- Additional control structures: for, while, repeat, forever
- · Procedure-like constructs: functions, tasks
- One-time-only initialization: initial blocks
- Compile-time computations: generate, genvar
- System tasks to help write simulation test jigs
  - Stop the simulation: \$finish(...)
  - Print out text, values: \$display(...)
  - Initialize memory from a file: \$readmemh(...), \$readmemb(...)
  - Capture simulation values: \$dumpfile(...), \$dumpvars(...)
  - Explicit time delays (simulation only!!!!): #nnn
- · Compiler directives
  - Macro definitions: `define
  - Conditional compilation: `ifdef, ...
  - Control simulation time units: `timescale
  - No implicit net declarations: `default\_nettype none

6.111 Fall 2018 Lecture 3 29

### Defining Processor ALU in 5 mins

- · Modularity is essential to the success of large designs
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (<< and >>), etc.



# For Loops, Repeat Loops in Simulation

```
integer i; // index must be declared as integer
integer irepeat;
// this will just wait 10ns, repeated 32x.
// simulation only! Cannot implement #10 in hardware!
    irepeat =0;
    repeat(32) begin
    #10:
    irepeat = irepeat + 1;
    end
// this will wait #10ns before incrementing the for loop
   for (i=0; i<16; i=i+1) begin
     #10; // wait #10 before increment.
       // @(posedge clk):
       // add to index on posedge
    end
// other loops: forever, while
```


6.111 Fall 2018 Lecture 1

### Module Definitions

```
2-to-1 MUX
                                                  3-to-1 MUX
                                        module mux32three
module mux32two
                                               (input [31:0] i0,i1,i2,
     (input [31:0] i0.i1.
                                                input [1:0] sel,
      input sel,
                                                output reg [31:0] out);
      output [31:0] out);
                                        always @ (i0 or i1 or i2 or sel)
   assign out = sel ? i1 : i0;
                                        begin
endmodule
                                          case (sel)
                                            2'b00: out = i0;
  32-bit Adder
                                            2'b01: out = i1;
                                            2'b10: out = i2:
 module add32
                                            default: out = 32'bx;
       (input [31:0] i0,i1,
                                          endcase
        output [31:0] sum);
                                        end
                                        endmodule
     assign sum = i0 + i1;
 endmodule
                                                   16-bit Multiplier
    32-bit Subtracter
                                         module mul16
                                               (input [15:0] i0,i1,
   module sub32
                                                output [31:0] prod);
         (input [31:0] i0,i1,
         output [31:0] diff);
                                         // this is a magnitude multiplier
                                         // signed arithmetic later
      assign diff = i0 - i1;
                                         assign prod = i0 * i1;
   endmodule
                                         endmodule
```

6.111 Fall 2018 Lecture 3 31 6.111 Fall 2018 Lecture 3 32

### **Top-Level ALU Declaration**



### **Use Explicit Port Declarations**

```
mux32two adder_mux(b, 32'd1, f[0], addmux_out);

Order of the ports and bit width matters!

mux32two adder_mux(,i0(b), .i1(32'd1), .sel(f[0]), .out(addmux_out));
```

6.111 Fall 2018 Lecture 1 34

### Identify input and output in port names

### **Checkoff Reminder**

- May checkoff at any time prior to checkoff date.
- On checkoff date, checkoff will staff's be main priority
- Two checkoff dates: last name A-M (Thu), N-Z (Fri)
- Thu checkoff starts at 5pm, Fri 1pm
- · Schedule time on google doc



6.111 Fall 2018 Lecture 1 35 6.111 Fall 2019 Lecture 3