Lecture 7

LPset6 is due Thursday October 3 Lab 3 is Due next Tuesday October 1



9/26/19 6.111 Fall 2019

Pong in History:

9/26/19

• http://www.pong-story.com/gi.htm



AY-3-8500 "Ball-and-Paddle" chip


https://commons.wikimedia.org/wiki/File:AY-3-8500.jpg

6.111 Fall 2019

__

Toward FSM Modularity

• Consider the following abstract FSM:



- Suppose that each set of states a_x...d_x is a "sub-FSM" that produces exactly the same outputs.
- Can we simplify the FSM by removing equivalent states?

No! The outputs may be the same, but the next-state transitions are not.


 This situation closely resembles a procedure call or function call in software...how can we apply this concept to FSMs?

Acknowledgements: Rex Min

9/26/19


6.111 Fall 2019


The Major/Minor FSM Abstraction





- Subtasks are encapsulated in minor FSMs with common reset and clock
- Simple communication abstraction:
 - START: tells the minor FSM to begin operation (the call)
 - BUSY: tells the major FSM whether the minor is done (the return)
- The major/minor abstraction is great for...
 - Modular designs (always a good thing)
 - Tasks that occur often but in different contexts
 - Tasks that require a variable/unknown period of time
 - Event-driven systems


9/26/19 6.111 Fall 2019














A Divider

- This is a Verilog FSM example of the algorithm on the previous page which will run an unknown number of times given a set of inputs
- This is how the functionality of a while loop could be developed in your modules
- Ugh has a few problems though I'm just seeing now.

```
assign busy_out = state;

always_ff @(posedge clk_in)begin
if (rst_in)begin
quotient \( \epsilon = 16^{16} \) big
dividend \( \epsilon = 16^{16} \) big
dividend \( \epsilon = 16^{16} \) big
remainder_out \( \epsilon = 16^{16} \) big
yeny_out \( \epsilon = 0 \) state \( \epsilon = 16^{16} \) big
yeny_out \( \epsilon = 0 \) state \( \epsilon = 16^{16} \) big
case state
RESTING:
pain if (data_valid_in)begin
state \( \epsilon = 10^{10} \) big
dividend \( \epsilon = 10^{16} \) big
if (dividend \( \epsilo
                                                                                                                                                                                                         logic state;
6.111 Fall 2019
```


9/26/19


Clocking Issues


Thinking about a Few More Things Involving Clocks


9/26/19


6.111 Fall 2019
































Generating Other Clock Frequencies (again)

The Nexys4 board has a 100MHz crystal (10ns period). Use "clock wizard" to generate other frequencies e.g., 65MHz to generate 1024x768 VGA video.



Clock Wizard can also synthesize certain multiples/fractions of the CLKIN frequency (100 MHz):

$$f_{CLKFX} = \left(\frac{M}{D}\right) f_{CLKIN}$$

9/26/19 6.111 Fall 2019


Where do we get frequencies?



16MHz Crysta

- Most frequencies come from Crystal Oscillators made of quartz
- · Equivalent to very High-Q LRC tank circuits
- https://en.wikipedia.org/wiki/Crystal oscillator frequencies
- Incorporate into circuit like that below and boom, you've got a square wave of some specified frequency dependent largely on

the crystal



http://www.z80.info/uexosc.htm https://en.wikipedia.org/wiki/Crystal_oscillator

9/26/19

20

High Frequencies


- Very hard to get a crystal oscillator to operate above ~200 MHz (7th harmonic of resonance of crystal itself, which usually is limited to about 30 MHz due to fabrication limitations)
- Where does the 2.33 GHz clock of my iPhone come from then?
- · Frequency Multipliers!
- Talk about Phase Locked Loops along the way!

9/26/19 6.111 Fall 2019 27

Voltage Controlled Oscillator

• It is very easy to make voltage-controlled oscillators that run up to 1GHz or more.

• Why don't we just:



• Pick the voltage V_i that is needed to get the frequency we want f_0 ? That's gotta be specified A simple VCO (not type right? found in FPGA)

• Same reason we don't see op amps in open loop out in the wild...they are too unstable...gotta place them in negative feedback


9/26/19

6.111 Fall 2019

http://www.electronicshub.org/voltage-controlled-oscillators-vco,


Phase Locked Loop

- Place the unstable, but capable VCO in a feedback loop.
- This type of circuit is a phase-locked loop variant



Phase Locked Loop


• Circuit that can track an input phase of a system and reproduce it at the output




Phase, Frequency Detector Phase, Frequency Detector Charge Pump LP Filter VCO fo fmeas 9/26/19 6.111 Fall 2019 31

Phase Detector

• Can be a simple XOR gate






- If near the desired frequency already this can work...if it is too far out, it won't and can be very unreliable since phase and frequency are related but not quite the same thing, it will lock onto harmonics, etc...
- For frequency we instead use a PFD:
 - Phase/Frequency Detector:

Phase-Frequency Detection


- Detects both change and which clock signal is consistently leading the other one
- Using MOSFETs you charge/discharge a capacitor accordingly which also with some resistors low-pass filter's the signal
- The output voltage is then roughly proportional to the frequency error!



http://www.globalspec.com/reference/72819/203279/2-7-phase-detectors-with-charge-pump-output and the property of the propert


9/26/19 6.111 Fall 2019 33

Phase Frequency Detection



- Clock 1 and clock 2 are constantly competing with one another to generate up and down signals
- The up signals charge up a capacitors through a pair of transistors...the down signal discharges the capacitor


PFD State Diagram:



1.pallen.ece.gatech.edu/Academic/ECE_6440/Summer_2003/L070-DPLL(2UP).pdf

Phase-Frequency Detection

- Detects both change and which clock signal is consistently leading the other one
- Using MOSFETs you charge/discharge a capacitor accordingly which also with some resistors low-pass filter's the signal
- The output voltage is then roughly proportional to the frequency error!




35


http://www.globalspec.com/reference/72819/203279/2-7-phase-detectors-with-charge-pump-output


9/26/19 6.111 Fall 2019


PFD, Charge Pump, LP Filter



- So this circuit can make $f_0 = f_{ref}$ That doesn't help us!
- · How can we make a higher frequency?









Number Representation

Encoding numbers

It is straightforward to encode positive integers as a sequence of bits. Each bit is assigned a weight. Ordered from right to left, these weights are increasing powers of 2. The value of an n-bit number encoded in this fashion is given by the following formula:



Oftentimes we will find it convenient to cluster groups of bits together for a more compact notation. Two popular groupings are clusters of 4 bits and ever so rarely, 3 bits.



03720	<mark>0</mark> x7d0
Octal - base 8	Hexadecimal - base 16
000 - 0	0000 - 0 1000 - 8
001 - 1	0001 - 1 1001 - 9
010 - 2	0010 - 2 1010 - a
011 - 3	0011 - 3 1011 - b
100 - 4	0100 - 4 1100 - c
101 - 5	0101 - 5 1101 - d
110 - 6	0110 - 6 1110 - e
111 - 7	0111 - 7 1111 - f

9/26/19 6.111 Fall 2019 41

Binary Representation of Numbers

How to represent negative numbers?

- Three common schemes:
 - sign-magnitude, ones complement, twos complement
- Sign-magnitude: MSB = 0 for positive, 1 for negative
 - Range: $-(2^{N-1}-1)$ to $+(2^{N-1}-1)$
 - Two representations for zero: 0000... & 1000...
 - Simple multiplication but complicated addition/subtraction
- Ones complement: if N is positive then its negative is \overline{N}
 - Example: 0111 = 7, 1000 = -7
 - Range: $-(2^{N-1}-1)$ to $+(2^{N-1}-1)$

Basically flip every bit of the number to negate it

- Two representations for zero: 0000... & 1111...
- Subtraction is addition followed by end-around carry (subtraction is different from addition unit)


Representing negative integers

To keep our arithmetic circuits simple, we'd like to find a representation for negative numbers so that we can use a single operation (binary addition) when we wish to find the sum of two integers, independent of whether they are positive or negative.


We certainly want A + (-A) = 0. Consider the following 8-bit binary addition where we only keep 8 bits of the result:

11111111 + <u>00000001</u> 00000000

which implies that the 8-bit representation of -1 is 11111111. More generally



Signed integers: 2's complement



8-bit 2's complement example:

$$11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$$

If we use a two's complement representation for signed integers, the same binary addition mod 2ⁿ procedure will work for adding positive and negative numbers (don't need separate subtraction rules). The same procedure will also handle unsigned numbers!

By moving the implicit location of "decimal" point, we can represent fractions

$$1101.0110 = -2^3 + 2^2 + 2^0 + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.625$$

9/26/19 6.111 Fall 2019


Sign extension

Consider the 8-bit 2's complement representation of:

```
42 = 00101010 -5 = \sim 00000101 + 1 = 11111010 + 1 = 11111011
```

What is their 16-bit 2's complement representation?

42 = 000000000101010



9/26/19

6.111 Fall 2019

45

Using Signed Arithmetic in Verilog

"<<<" and ">>>" tokens result in arithmetic (signed) left and right shifts: multiple by 2 and divide by 2.

Right shifts will maintain the sign by filling in with sign bit values during shift

wire signed [3:0] value = 4'b1000; // -8

value >> 2 // results in 0010 or 2 value >>> 2 // results in 1110 or -2

Using Signed Arithmetic in Verilog

ALL OF THE FOLLOWING ARE TREATED AS **UNSIGNED** IN VERILOG!!!

- Any operation on two operands, unless both operands are signed
- Based numbers (e.g. 12'd10), unless the explicit "s"
 - modifier is used)
- Bit-select results a[5]
- Part-select results a[4:2]
- Concatenations

logic [15:0] a; // Unsigned
logic signed [15:0] b;
logic signed [16:0] signed_a;
logic signed [31:0] a_mult_b;
assign signed_a = a;//Convert to signed
assign a_mult_b = signed_a * b

Example of multiplying signed by unsigned

http://billauer.co.il/blog/2012/10/signed-arithmetics-verilog/

9/26/19 6.111 Fall 2019 47

For example:

```
module test_one;
  logic signed [3:0] x;
  logic [3:0] y;
  logic signed [8:0] z;
  initial begin
        x = -2;
        y=3;
        z = x*y;
        $display(x, y, z);
        $finish;
    end
endmodule
```

module test_two;
 logic signed [3:0] x;
 logic signed [3:0] y;
 logic signed [8:0] z;
 initial begin
 x = -2;
 y=3;
 z = x*y;
 \$display(x, y, z);
 \$finish;
 end
endmodule

<u>Result:</u>
-2 3 42

<u>Result:</u>

Not really synthesizable here (\$finish, \$display, etc)...but shows what Verilog is thinking

Signed Numbers

- Once you start using signed Verilog, just make everything you're using signed. If you do that, you should be ok.
- Make sure everything upstream of a calculation has been done in only a signed environment (held in signed logics and used with signed logics.
- Signed/Unsigned bugs are some of the hardest to find so be cautious