



Arithmetic Circuits & Multipliers


- Addition, subtraction
 - Performance issues
 - ripple carry
 - carry bypass
 - carry skip
 - carry lookahead
 - Multipliers
- Handouts
- lecture slides,

Reminder: Lab #3 due Tue/Wed
Pizza ~~Wed~~ 6p. Thu 6p


Sign up for Lab 3 Checkoff



Memory Controller



FSM




```
always_ff @(posedge clock)
state <= next_state;
```


```
always_comb @
begin // logic to determine next_state
case (state)
state_1: next_state = . . .
state_2: next_state = . . .
. . .
default: next_state = STATE_0;
endcase
end
```

Glitchy Solution

```
module (
input req, clk,
output reg ras, mux, cas
);
logic [3:0] state, next_state;
parameter [3:0] STATE_0 = 0; // 0000
parameter [3:0] STATE_1 = 1; // 0001
parameter [3:0] STATE_2 = 2; // 0010
parameter [3:0] STATE_3 = 3; // 0011
parameter [3:0] STATE_4 = 4; // 0100
always_ff @(posedge clk) state <= next_state;
always_comb begin
case (state)
STATE_0: next_state = req ? STATE_1 : STATE_0;
STATE_1: next_state = STATE_2;
STATE_2: next_state = STATE_3;
STATE_3: next_state = STATE_4;
STATE_4: next_state = STATE_0;
default: next_state = state_0;
endcase
end
assign ras = !((state==STATE_1)|| (state==STATE_2)|| (state==STATE_3)|| (state==STATE_4));
assign mux = (state==STATE_2)|| (state==STATE_3)|| (state==STATE_4);
assign cas = !((state==STATE_3)|| (state==STATE_4));
endmodule
```



Registered FSM Outputs are Glitch-Free




- Move output generation into the sequential always block
- Calculate outputs based on next state
- Delays outputs by one clock cycle. Problematic in some application.

```
reg DC, DN, DD;
// Sequential always block for state assignment
always_ff @ (posedge clk or negedge reset) begin
if (!reset) state <= IDLE;
else if (clk) state <= next;
DC <= (next == GOT_30c || next == GOT_35c ||
next == GOT_40c || next == GOT_45c ||
next == GOT_50c);
DN <= (next == RETURN_5c);
DD <= (next == RETURN_20c || next == RETURN_15c ||
next == RETURN_10c);
end
```

Glitchy Solution

```
module (
input req, clk,
output reg ras, mux, cas
);
logic[3:0] state, next_state;
parameter [3:0] STATE_0 = 0; // 0000
parameter [3:0] STATE_1 = 1; // 0001
parameter [3:0] STATE_2 = 2; // 0010
parameter [3:0] STATE_3 = 3; // 0011
parameter [3:0] STATE_4 = 4; // 0100
always_ff @(posedge clk) state <= next_state;
always_comb begin
case (state)
STATE_0: next_state = req ? STATE_1 : STATE_0;
STATE_1: next_state = STATE_2;
STATE_2: next_state = STATE_3;
STATE_3: next_state = STATE_4;
STATE_4: next_state = STATE_0;
default: next_state = state_0;
endcase
end
assign ras = !((state==STATE_1)|| (state==STATE_2)|| (state==STATE_3)|| (state==STATE_4));
assign mux = (state==STATE_2)|| (state==STATE_3)|| (state==STATE_4);
assign cas = !((state==STATE_3)|| (state==STATE_4));
endmodule
```



```
always_ff @(posedge clk) begin
ras <= !((next_state==STATE_1)|| (next_state2) . .
.
```

Another Glitch Free Solution

```

module (
  input req, clk,
  output reg ras, mux, cas
);
logic [3:0] state, next_state;

parameter [3:0] STATE_0 = 4'b1010;
parameter [3:0] STATE_1 = 4'b0010;
parameter [3:0] STATE_2 = 4'b0110;
parameter [3:0] STATE_3 = 4'b0100;
parameter [3:0] STATE_4 = 4'b0101;

always_ff @(posedge clk) state <= next_state;

always_comb begin
  case (state)
    STATE_0: next_state = req ? STATE_1 : STATE_0;
    STATE_1: next_state = STATE_2;
    STATE_2: next_state = STATE_3;
    STATE_3: next_state = STATE_4;
    STATE_4: next_state = STATE_0;
    default: next_state = STATE_0;
  endcase
end

assign {ras, mux, cas} = {state[3],state[2],state[1]};
endmodule

```

Hint: You will need four bits for your state variable.

Alternative Verilog

```

module (
  input req, clk,
  output reg ras, mux, cas
);
logic [3:0] state, next_state;

parameter [3:0] STATE_0 = 4'b1010;
parameter [3:0] STATE_1 = 4'b0010;
parameter [3:0] STATE_2 = 4'b0110;
parameter [3:0] STATE_3 = 4'b0100;
parameter [3:0] STATE_4 = 4'b0101;

always_ff @(posedge clk) state <= next_state;

always_comb begin
  case (state)
    STATE_0: next_state = req ? STATE_1 : STATE_0;
    STATE_1: next_state = STATE_2;
    STATE_2: next_state = STATE_3;
    STATE_3: next_state = STATE_4;
    STATE_4: next_state = STATE_0;
    default: next_state = STATE_0;
  endcase
end

assign {ras, mux, cas} = {state[3],state[2],state[1]};
endmodule


```

```

// next_state not needed
always_ff @(posedge clk) begin
  case (state)
    STATE_0: state <= req ? STATE_1 : STATE_0;
    STATE_1: state <= STATE_2;
    STATE_2: state <= STATE_3;
    STATE_3: state <= STATE_4;
    STATE_4: state <= STATE_0;
    default: state <= STATE_0;
  endcase
end

```

Signed integers: 2's complement



8-bit 2's complement example:

$$11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$$

If we use a two's complement representation for signed integers, the same binary addition mod 2^n procedure will work for adding positive and negative numbers (don't need separate subtraction rules). The same procedure will also handle unsigned numbers!

By moving the implicit location of "decimal" point, we can represent fractions too:

$$1101.0110 = -2^3 + 2^2 + 2^0 + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.625$$

Sign extension


Consider the 8-bit 2's complement representation of:

$$\begin{aligned}
 42 &= 00101010 & -5 &= \sim 00000101 + 1 \\
 & & &= 11111010 + 1 \\
 & & &= 11111011
 \end{aligned}$$

What is their 16-bit 2's complement representation?


$$42 = 0000000000101010$$

$$-5 = 1111111111111011$$




Adder: a circuit that does addition


Here's an example of binary addition as one might do it by "hand":




If we build a circuit that implements one column:



we can quickly build a circuit to add two 4-bit numbers...



"Full Adder" building block



The "half adder" circuit has only the A and B inputs




A	B	C	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C$$


$$\begin{aligned}
 CO &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \\
 &= (\bar{A} + A)BC + (\bar{B} + B)AC + AB(\bar{C} + C) \\
 &= BC + AC + AB
 \end{aligned}$$

Subtraction: A-B = A + (-B)

Using 2's complement representation: $-B = \sim B + 1$



So let's build an arithmetic unit that does both addition and subtraction. Operation selected by control input:



Condition Codes

Besides the sum, one often wants four other bits of information from an arithmetic unit:

Z (zero): result is = 0 *big NOR gate*

N (negative): result is < 0 S_{N-1}

C (carry): indicates an add in the most significant position produced a carry, e.g., 1111 + 0001 *from last FA*

V (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., 0111 + 0111

$$V = A_{N-1}B_{N-1}\bar{S}_{N-1} + \bar{A}_{N-1}\bar{B}_{N-1}S_{N-1}$$

$$V = COU_{N-1} \oplus CIN_{N-1}$$

To compare A and B, perform A-B and use condition codes:

Signed comparison:

- LT $N \oplus V$
- LE $Z + (N \oplus V)$
- EQ Z
- NE $\sim Z$
- GE $\sim (N \oplus V)$
- GT $\sim (Z + (N \oplus V))$

Unsigned comparison:

- LTU C
- LEU $C + Z$
- GEU $\sim C$
- GTU $\sim (C + Z)$

Condition Codes in Verilog

Z (zero): result is = 0

N (negative): result is < 0

C (carry): indicates an add in the most significant position produced a carry, e.g., 1111 + 0001

V (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., 0111 + 0111

```

wire signed [31:0] a,b,s;
wire z,n,v,c;
assign {c,s} = a + b;
assign z = ~|s;
assign n = s[31];
assign v = a[31]^b[31]^s[31]^c;
    
```

Might be better to use sum-of-products formula for V from previous slide if using LUT implementation (only 3 variables instead of 4).

Modular Arithmetic


The Verilog arithmetic operators (+,-,*) all produce full-precision results, e.g., adding two 8-bit numbers produces a 9-bit result.

In many designs one chooses a “word size” (many computers use 32 or 64 bits) and all arithmetic results are truncated to that number of bits, i.e., arithmetic is performed modulo $2^{\text{word size}}$.

Using a fixed word size can lead to **overflow**, e.g., when the operation produces a result that’s too large to fit in the word size. One can

- **Avoid** overflow: choose a sufficiently large word size
- **Detect** overflow: have the hardware remember if an operation produced an overflow – trap or check status at end
- **Embrace** overflow: sometimes this is exactly what you want, e.g., when doing index arithmetic for circular buffers of size 2^N .
- **“Correct”** overflow: replace result with most positive or most negative number as appropriate, aka saturating arithmetic. Good for digital signal processing.

Speed: t_{PD} of Ripple-carry Adder



Worst-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.


$$t_{PD} = (N-1) \cdot (t_{PD,OR} + t_{PD,AND}) + t_{PD,XOR} \approx \Theta(N)$$

C_1 to C_0
 C_{N-1} to S_{N-1}

$\Theta(N)$ is read “order N”: means that the latency of our adder grows at worst in proportion to the number of bits in the operands.


$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

How about the t_{PD} of this circuit?



Is the t_{PD} of this circuit = $2 * t_{PD,N-BIT RIPPLE}$?


Nope! t_{PD} of this circuit = $t_{PD,N-BIT RIPPLE} + t_{PD,FA}$!!!



Alternate Adder Logic Formulation

**How to Speed up the Critical (Carry) Path?
(How to Build a Fast Adder?)**

A	B	C _i	S	C _o	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate




Generate (G) = AB
Propagate (P) = A ⊕ B
 $C_o(G, P) = G + PC_i$
 $S(G, P) = P ⊕ C_i$

Note: can also use P = A + B for C_o

Faster carry logic

Let's see if we can improve the speed by rewriting the equations for C_{OUT}:



$C_{OUT} = AB + AC_{IN} + BC_{IN}$
 $= AB + (A + B)C_{IN}$
 $= G + P C_{IN}$

generate propagate



where G = AB
P = A + B

```

module fa(input a,b,cin, output s,cout);
  wire g = a & b;
  wire p = a ^ b;
  assign s = p ^ cin;
  assign cout = g | (p & cin);
endmodule
    
```


Actually, P is usually defined as P = A^B which won't change C_{OUT} but will allow us to express S as a simple function:
 $S = P \wedge C_{IN}$

Carry Bypass Adder



Key Idea: if (P₀ P₁ P₂ P₃) then C_{o,3} = C_{i,0}


16-bit Carry Bypass Adder



What is the worst case propagation delay for the 16-bit adder?

Assume the following for delay each gate:
 P, G from A, B: 1 delay unit
 P, G, C_i to C_o or Sum for a C/S: 1 delay unit
 2:1 mux delay: 1 delay unit

Critical Path Analysis



For the second stage, is the critical path:


BP2 = 0 or BP2 = 1 ?

Message: Timing analysis is very tricky –
Must carefully consider data dependencies for false paths

Carry Bypass vs Ripple Carry

Ripple Carry: $t_{adder} = (N-1) t_{carry} + t_{sum}$

Carry Bypass: $t_{adder} = 2(M-1) t_{carry} + t_{sum} + (N/M-1) t_{bypass}$



M = bypass word size
N = number of bits being added

Carry Lookahead Adder (CLA)

Recall that $C_{OUT} = G + P C_{IN}$ where $G = A \& B$ and $P = A \oplus B$

For adding two N-bit numbers:

$$C_N = G_{N-1} + P_{N-1} C_{N-1}$$

$$= G_{N-1} + P_{N-1} G_{N-2} + P_{N-1} P_{N-2} C_{N-2}$$


$$= G_{N-1} + P_{N-1} G_{N-2} + P_{N-1} P_{N-2} G_{N-3} + \dots + P_{N-1} \dots P_0 C_{IN}$$

C_N in only 3 gate delays* :
1 for P/G generation, 1 for ANDs, 1 for final OR


*assuming gates with N inputs

Idea: pre-compute all carry bits as $f(Gs, Ps, C_{IN})$

Carry Lookahead Circuits



The 74182 Carry Lookahead Unit



- high speed carry lookahead generator
- used with 74181 to extend carry lookahead beyond 4 bits
- correctly handles the carry polarity of the 181

Active low example:

$$C_{n+x} = \overline{G0 \cdot P0} + \overline{G0 \cdot C_n}$$

$$= \overline{G0 \cdot P0 \cdot G0 \cdot C_n}$$

$$= (G0 + P0) \cdot (G0 + C_n) = G0 + P0 \cdot C_n$$

$$C_4 = G_{3:0} + P_{3:0} \cdot C_n$$

$$C_{n+y} = C_8 = G_{7:4} + P_{7:4} \cdot G_{3:0} + P_{7:4} \cdot P_{3:0} \cdot C_{n:0} = G_{7:0} + P_{7:0} \cdot C_n$$

$$C_{n+z} = C_{12} = G_{11:8} + P_{11:8} \cdot G_{7:4} + P_{11:8} \cdot P_{7:4} \cdot G_{3:0} + P_{11:8} \cdot P_{7:4} \cdot P_{3:0} \cdot C_n = G_{11:0} + P_{11:0} \cdot C_n$$

Block Generate and Propagate

G and P can be computed for groups of bits (instead of just for individual bits). This allows us to choose the maximum fan-in we want for our logic gates and then build a hierarchical carry chain using these equations:


$$C_{J+1} = G_{I,J} + P_{I,J} C_I$$

$$G_{I,K} = G_{J+1,K} + P_{J+1,K} G_{I,J}$$


$$P_{I,K} = P_{I,J} P_{J+1,K}$$

“generate a carry from bits I thru K if it is generated in the high-order (J+1,K) part of the block or if it is generated in the low-order (I,J) part of the block and then propagated thru the high part”

where $I < J$ and $J+1 < K$




P/G generation



1st level of lookahead

Hierarchical building block

8-bit CLA (P/G generation)



$\log_2(N)$


From Hennessy & Patterson, Appendix A

$$g_i = a_i b_i \quad p_i = a_i + b_i$$

$$P_{i,k} = P_{i,j} P_{j+1,k}$$

$$G_{i,k} = G_{j+1,k} + P_{j+1,k} G_{i,j}$$


8-bit CLA (carry generation)




$\log_2(N)$

$$c_{j+1} = G_{i,j} + P_{i,j} c_i$$

8-bit CLA (complete)




Unsigned Multiplication




Multiplying N-bit number by M-bit number gives (N+M)-bit result

Easy part: forming partial products
(just an AND gate since B_i is either 0 or 1)
Hard part: adding M N-bit partial products

Combinational Multiplier (unsigned)



Combinational Multiplier (signed!)



2's Complement Multiplication (Baugh-Wooley)

Step 1: two's complement operands so high order bit is -2^{N-1} . Must sign extend partial products and **subtract** the last one

```

      X3 X2 X1 X0
      * Y3 Y2 Y1 Y0
      -----
X3Y0 X3Y0 X3Y0 X3Y0 X3Y0 X2Y0 X1Y0 X0Y0
+ X3Y1 X3Y1 X3Y1 X3Y1 X2Y1 X1Y1 X0Y1
+ X3Y2 X3Y2 X3Y2 X2Y2 X1Y2 X0Y2
- X3Y3 X3Y3 X2Y3 X1Y3 X0Y3
-----
Z7 Z6 Z5 Z4 Z3 Z2 Z1 Z0
    
```

Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction into add of (complement + 1).

```

      X3Y0 X3Y0 X3Y0 X3Y0 X3Y0 X2Y0 X1Y0 X0Y0
      +      1
+ X3Y1 X3Y1 X3Y1 X3Y1 X2Y1 X1Y1 X0Y1
+      1
+ X3Y2 X3Y2 X3Y2 X2Y2 X1Y2 X0Y2
+      1
+ X3Y3 X3Y3 X2Y3 X1Y3 X0Y3 } -B = -B + 1
+      1
+      1
-      1 1 1 1
    
```

6.111 Fall 2019

Lecture 8

Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

```

      X3Y0 X2Y0 X1Y0 X0Y0
      + X3Y1 X2Y1 X1Y1 X0Y1
      + X2Y2 X1Y2 X0Y2
      + X3Y3 X2Y3 X1Y3 X0Y3
      + 1 1 1 1
    
```

Step 4: finish computing the constants...

```

      X3Y0 X2Y0 X1Y0 X0Y0
      + X3Y1 X2Y1 X1Y1 X0Y1
      + X2Y2 X1Y2 X0Y2
      + X3Y3 X2Y3 X1Y3 X0Y3
      + 1 1
    
```

Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

37

Baugh Wooley Formulation – The Math

no insight required

Assuming X and Y are 4-bit two's complement numbers:

$$X = -2^3x_3 + \sum_{i=0}^2 x_i 2^i \quad Y = -2^3y_3 + \sum_{i=0}^2 y_i 2^i$$

The product of X and Y is:

$$XY = x_3y_32^6 - \sum_{i=0}^2 x_iy_32^{i+3} - \sum_{j=0}^2 x_3y_j2^{j+3} + \sum_{i=0}^2 \sum_{j=0}^2 x_iy_j2^{i+j}$$


For two's complement, the following is true:

$$-\sum_{i=0}^3 x_i 2^i = -2^4 + \sum_{i=0}^3 x_i 2^{i-4} - 1$$

The product then becomes:

$$\begin{aligned} XY &= x_3y_32^6 + \sum_{i=0}^2 x_iy_32^{i+3} + 2^3 - 2^6 + \sum_{j=0}^2 x_3y_j2^{j+3} + 2^3 - 2^6 + \sum_{i=0}^2 \sum_{j=0}^2 x_iy_j2^{i+j} \\ &= x_3y_32^6 + \sum_{i=0}^2 x_iy_32^{i+3} + \sum_{j=0}^2 x_3y_j2^{j+3} + \sum_{i=0}^2 \sum_{j=0}^2 x_iy_j2^{i+j} + 2^4 - 2^7 \\ &= -2^7 + x_3y_32^6 + (x_2y_3 + x_3y_2)2^5 + (x_1y_3 + x_3y_1 + x_2y_2 + 1)2^4 \\ &\quad + (x_0y_3 + x_3y_0 + x_1y_2 + x_2y_1)2^3 + (x_0y_2 + x_1y_1 + x_2y_0)2^2 + 1 \\ &\quad + (x_0y_1 + x_1y_0)2^1 + (x_0y_0)2^0 \end{aligned}$$

2's Complement Multiplication



6.111 Fall 2019

Lecture 8

39

Multiplication in Verilog

You can use the "*" operator to multiply two numbers:

```

wire [9:0] a,b;
wire [19:0] result = a*b; // unsigned multiplication!
    
```

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword **signed** to your **wire** or **reg** declaration:

```

wire signed [9:0] a,b;
wire signed [19:0] result = a*b; // signed multiplication!
    
```

Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

To make a signed constant: 10'sh37C

6.111 Fall 2019

Lecture 8

40

Artix-7 Details

Artix-7 FPGA Feature Summary


Table 4: Artix-7 FPGA Feature Summary by Device

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP48E1 Slices ⁽²⁾	Block RAM Blocks ⁽³⁾			CMTs ⁽⁴⁾	PCIe ⁽⁵⁾	GTPs	XADC Blocks	Total I/O Banks ⁽⁶⁾	Max User I/O ⁽⁷⁾
		Slices ⁽¹⁾	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XC7A12T	12,800	2,000	171	40	40	20	720	3	1	2	1	3	150
XC7A15T	16,640	2,600	200	45	50	25	900	5	1	4	1	5	250
XC7A25T	23,360	3,650	313	80	90	45	1,620	3	1	4	1	3	150
XC7A35T	33,280	5,200	400	90	100	50	1,800	5	1	4	1	5	250
XC7A50T	52,160	8,150	600	120	150	75	2,700	5	1	4	1	5	250
XC7A75T	75,520	11,800	892	180	210	105	3,780	6	1	8	1	6	300
XC7A100T	101,440	15,850	1,188	240	270	135	4,860	6	1	8	1	6	300
XC7A200T	215,360	33,650	2,888	740	730	365	13,140	10	1	16	1	10	500

- Notes:
- Each 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
 - Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.
 - Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
 - Each CMT contains one MMCM and one PLL.
 - Artix-7 FPGA Interface Blocks for PCI Express support up to x4 Gen 2.
 - Does not include configuration Bank 0.
 - This number does not include GTP transceivers.


Multiplier tpd = 3.97ns

Slice Overview




UG479_c1_21_032111

7 Series DSP48E1 Slice



Sequential Multiplier


Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:



```

Init: P ← 0, load A and B
Repeat M times {
    P ← P + (B_LSB == 1 ? A : 0)
    shift P/B right one bit
}
Done: (N+M)-bit result in P/B
    
```



Bit-Serial Multiplication



```

Init: P = 0; Load A,B
Repeat M times {
  Repeat N times {
    shift A,P:
      Amsb = Alsb
      Pmsb = Plsb + Alsb*Blsb + C/0
  }
  shift P,B: Pmsb = C, Bmsb = Plsb
}
(N+M)-bit result in P/B
    
```


Combinational Multiplier (unsigned)



➤ Propagation delay ~2N

Useful building block: Carry-Save Adder

Good for pipelining: delay through each partial product (except the last) is just $t_{PD,AND} + t_{PD,FA}$.
No carry propagation time!



Last stage is still a carry-propagate adder (CPA)


Wallace Tree Multiplier

This is called a 3:2 counter by multiplier hackers: counts number of 1's on the 3 inputs, outputs 2-bit result.

Wallace Tree:
 Combine groups of three bits at a time

Higher fan-in adders can be used to further reduce delays for large M.

4:2 compressors and 5:3 counters are popular building blocks.



$O(\log_{1.5} M)$

Artix-7 FPGA 3-2 Compressor




Figure 3-2: Ternary Add/Sub with 3:2 Compressor

Wallace Tree * Four Bit Multiplier




Figure 11-35 Wallace tree for four-bit multiplier.

*Digital Integrated Circuits
J Rabaey, A Chandrakasan, B Nikolic

Multiplication by a constant


- If one of the operands is a constant, make it the multiplier (B in the earlier examples). For each "1" bit in the constant we get a partial product (PP) – may be noticeably fewer PPs than in the general case.
 - For example, in general multiplying two 4-bit operands generates four PPs (3 rows of full adders). If the multiplier is say, 12 (4'b1100), then there are only two PPs: 8*A+4*A (only 1 row of full adders).
 - But lots of "1"s means lots of PPs... can we improve on this?
- If we allow ourselves to subtract PPs as well as adding them (the hardware cost is virtually the same), we can re-encode arbitrarily long contiguous runs of "1" bits in the multiplier to produce just two PPs.

$$...011110... = ...10000... - ...000010... = ...01000\bar{1}0...$$

where $\bar{1}$ indicates subtracting a PP instead of adding it. Thus we've re-encoded the multiplier using 1,0,-1 digits – aka **canonical signed digit** – greatly reducing the number of additions required.

Booth Recoding: Higher-radix mult.

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would **halve the number of columns and halve the latency of the multiplier!**



Booth's insight: rewrite 2*A and 3*A cases, leave 4A for next partial product to do!

$$\begin{aligned}
 B_{K+1,K} * A &= 0 * A \rightarrow 0 \\
 &= 1 * A \rightarrow A \\
 &= 2 * A \rightarrow 4A - 2A \\
 &= 3 * A \rightarrow 4A - A
 \end{aligned}$$

Booth recoding

On-the-fly canonical signed digit encoding!

B_{K+1}	B_K	B_{K-1}	action
0	0	0	add 0
0	0	1	add A
0	1	0	add A
0	1	1	add $2 \cdot A$
1	0	0	sub $2 \cdot A$
1	0	1	sub A $\leftarrow -2 \cdot A + A$
1	1	0	sub A
1	1	1	add 0 $\leftarrow -A + A$

A "1" in this bit means the previous stage needed to add $4 \cdot A$. Since this stage is shifted by 2 bits with respect to the previous stage, adding $4 \cdot A$ in the previous stage is like adding A in this stage!

Summary

- Performance of arithmetic blocks dictate the performance of a digital system
- Architectural and logic transformations can enable significant speed up (e.g., adder delay from $O(N)$ to $O(\log_2(N))$)
- Similar concepts and formulation can be applied at the system level
- **Timing analysis is tricky:** watch out for false paths!
- Area-Delay trade-offs (serial vs. parallel implementations)

Lab 4 Car Alarm - Design Approach

- Read lab/specifications carefully, use reasonable interpretation
- Use modular design – don't put everything into lab4_main.sv
- Design the FSM!
 - Define the inputs
 - Define the outputs
 - Transition rules
- Logical modules:
 - fsm.v
 - timer.v // the hardest module!!
 - siren.v
 - fuel_pump.v
- Run simulation on each module!
- Use hex display: show state and time
- Use logic analyzer in Vivado

Car Alarm – Inputs & Outputs





Figure 1: System diagram showing sensors (inputs) and actuators (outputs)

Car Alarm – CMOS Implementation



- Design Specs
 - Operating voltage 8-18VDC
 - Operating temp: -10C +65C
 - Attitude: sea level
 - Shock/Vibration
- Notes
 - Protected against 24V power surges
 - CMOS implementation
 - CMOS inputs protected against 200V noise spikes
 - On state DC current <10ma
 - Include T_PASSENGER_DELAY and Fuel Pump Disable
 - System disabled (cloaked) when being serviced.

Debugging Hints – Lab 4

- Add parameter for fast debug mode for the one hz clock. This will allow for viewing signals in simulation or ILA without waiting for 25 million clock cycles. Avoids recompilations.

```
module lab4_main.sv
timer #(DIVISOR(25_000_000) my_timer(...)
// -----

module timer #(parameter DIVISOR=3) (input clk_25mhz, ....
// defaults to 3 clocks cycles
...
endmodule
```

Debugging Hints – Lab 4

- Implement a speedy debug mode for the one hz clock. This will allow for viewing signals on the ILA or simulation without waiting for 25 million clock cycles. Avoids recompilations.

```
assign speedy = sw[6];
always_ff @ (posedge clk) begin
    if (count == (speedy ? 3 : 24_999_999)) count <= 0;
    else count <= count + 1;
end
assign one_hz = (count == (speedy ? 3 : 24_999_999)) ;
```

... Or use parameters ...


```
module timer #(parameter DIVISOR=3) (input clk_25mhz, ....
// defaults to 3 clocks cycles
...
```

One Hz Ticks in Simulation


To create a one hz tick, use the following in the Verilog test fixture:

```
always #5 clk=!clk;
always begin
    #5 tick = 1;
    #10 tick = 0;
    #15;
end

initial begin
    // Initialize Inputs
    clk = 0;
    tick = 0; ...
```



Edge Detection



logic signal_delayed;

```
always_ff @(posedge clk)
    signal_delayed <= signal;
```

```
assign rising_edge = signal && !signal_delayed;
assign falling_edge = !signal && signal_delayed;
```

Vivado ILA

- Integrated Logic Analyzer (ILA) IP core
 - logic analyzer core that can be used to monitor the internal signals of a design
 - includes many advanced features of modern logic analyzers
 - Boolean trigger equations,
 - edge transition triggers ...
 - no physical probes to hook up!
- Bit file must be loaded on target device. Not simulation.

Student Comments

- “All very reasonable except for lab 4, Car Alarm. Total pain in the ass.”
- “The labs were incredibly useful, interesting, and helpful for learning. Lab 4 (car alarm) is long and difficult, but overall the labs are not unreasonable.”

```
module stage_1 (input clk_in,
                input rst_in,
                input [7:0] s1_in,
                output logic [8:0] s1_out
                );
```

```
//Generate two options: (See LPset 3)
 $y_{n1} = x_n \oplus x_{n-1}$  for  $7 \geq n \geq 1$       $y_{n2} = \overline{(x_n \oplus x_{n-1})}$ 
```

```
//Identify transitions in each:
 $t_{n-1} = y_n \oplus y_{n-1}$  for  $7 \geq n \geq 1$ 
```


```
//Tally the transitions in each situation:
assign sum = t0+t1 ... t8
```

```
//Based on tallies, choose one with fewer (or equal) and
//produce correct output
assign s1_out = (sum1<=sum2)? ...
```

```
endmodule
```


Cyclic redundancy check - CRC

$$\text{CRC16 } (x^{16} + x^{15} + x^2 + 1)$$




The CRC-16 detects all single errors, all double bit errors and all errors with burst less than 16 bits in length.

- Each “r” is a register, all clocked with a common clock. Common clock not shown
- As shown, for register r15, the output is r[15] and the input is the sum of r[14], r[15] and data input x16, etc
- The small round circles with the plus sign are adders implemented with XOR gates.
- Initialize r to 16’hFFFF at start

CRC Solution

$$\text{CRC16: } x^{16} + x^{15} + x^2 + 1$$



```

module lps6(
    input clock,
    input start,
    input data,
    output done,
    output reg [15:0] r
);
    parameter IDLE=0;
    parameter CRC_CALC=1;

    wire x16 = data;
    reg state=0;
    reg [5:0] counter=0; //my counter

    always @ (posedge clock) begin
        case (state)
            IDLE: begin

            end

            CRC_CALC: begin

            end

        endcase
    end

    assign done = (counter == 0);
endmodule
    
```

