



Team Nintendo®



6.111 Final Project
Jonathan Downey
Lauri Kauppila
Brian Myhre

Project Motivation

- Distinct Sub-systems
- Complex Behavior and Architecture
- FPGA Required
 - Not Possible with Microcontroller
 - Large Amount of Logic
- Entertainment Value
- Appreciated by Non-Technical People


NES Background

- 1983, NES Introduced in Japan
- 1985, NES released in US
- 1995, Discontinued Production of NES
- Nintendo sold over 62 million NES systems and 500 million games
- Currently the most widely emulated system with over thirty different emulators.

NES System Overview


- CPU: Custom 8-bit 2A03
 - Based on the 6502 core running at 1.79 MHz
 - Onboard Audio: 2 Square Waves, 1 Triangle, 1 Digital, 1 Noise
 - Input from Control Pads
- Main Ram: 2 KB
- PPU: Picture Processing Unit
 - Sprite and background generation
 - 2 KB Video Ram
 - 64 Colors
 - 256 by 240 pixel resolution
- Removable Game Cartridges
 - Program Data ROM: 32KB to 1MB
 - Graphical Data ROM: 8KB to 1MB

Schematic




CPU: The Historic 6502

- Designed by MOS Technologies, a division of Commodore
- Released in 1975 for \$25
- In the first PCs such as the Commodore 64, Apple I and Apple II.
- Landmark in Microprocessor design.
 - New “pipelining” led to no wasted memory cycles and amazing speed.
 - Fast Access to RAM, less registers
- Efficient design of the 6502 is said to have inspired the development of the ARM processors




6502 Specifics

- 8-bit Bi-directional Data Bus
- 16-bit Address Bus (64 KB)
- Complex Instruction Set with over 50 Instructions
- Eleven Addressing Modes
- Operation up to 2 MHz




CPU Control




Arithmetic Logic Unit

ALU Functions:



- 0: A
- 1: B
- 2: Add
- 3: Subtract
- 4: AND
- 5: OR
- 6: XOR
- 7: Shift A Left
- 8: Shift A Right
- 9: Rotate A Left
- 10: Rotate A Right
- 11: Shift B Left
- 12: Shift B Right
- 13: Rotate B Left
- 14: Rotate B Right



Address Bus



Data Bus



Picture Processing Unit

- Works 3 times faster than CPU, a whopping 5.37 MHz
- 256 x 240 resolution
- 64 colors
- Contains:
 - ~300 bytes of internal RAM
 - 2kb of external RAM (inside NES)
 - 8kb or more of external ROM (inside cartridge)



Background Rendering

- 32 x 30 “tiles” in one screen
- Each tile contains 8x8 pixels
- Background rendered ~ in real time
- Four steps to picture creation:
 1. Fetch a pattern for the tile (no color information yet)
 2. Fetch an “attribute” for the tile (tells what range of colors exist)
 3. Fetch colors from a color table
 4. Output pixel


Example

32						
30	...	...	...	...	...	...
	1	2	3	2	3	4
	5	6	7	6	7	8
	9	10	9	10	9	10
	11	12	11	12	11	12

“NAME TABLE”


				...
				...
				...
...	...	...	...	...

“PATTERN TABLE”




Coloring

- 4 palettes for background. Each palette has 3 unique colors and a standard background color




- Each 2 x 2 tile area uses the same palette. This “palette select” data is stored in an “attribute table”.
- 4-bit pattern data determines what color to choose inside a palette



Sprite Rendering

- 64 sprites (8x8 pixel tiles) can be shown per frame. 8 sprites per line (due to time constraints)
- Sprite RAM (inside PPU) contains:
 - 8-bit x-coordinate
 - 8-bit y-coordinate
 - Vertical/horizontal flip
 - Pattern table address
 - 2-bit palette selection

Example




“PATTERN TABLE”



Sprite memory


- coordinates
- pattern
- attributes (flip, color)




Final Output

- Background and sprite pixels are overlaid, with specific priority instructions
- Send CPU a “hit flag” for object collision, “more-than-8-sprites-on-one-line flag”


PPU Architecture



PPU Timing / Memory Access



PPU Timing / Memory Access



Possible Extensions

- Audio Processing Unit
- Ability to Load Multiple Games



Team Nintendo®

6.111 Final Project
Jonathan Downey
Lauri Kauppila
Brian Myhre

