

SLVS400A- AUGUST 2001 - REVISED JANUARY 2002

# 3-V TO 6-V INPUT, 6-A OUTPUT SYNCHRONOUS BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

#### **FEATURES**

- 30-mΩ, 12-A Peak MOSFET Switches for High Efficiency at 6-A Continuous Output Source and Sink
- 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V Fixed Output Voltage Devices With 1.0% Initial Accuracy
- Internally Compensated for Easy Use and Minimal Component Count
- Fast Transient Response
- Wide PWM Frequency Fixed 350 kHz,
   550 kHz or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost

#### APPLICATIONS


- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs and Microprocessors
- Broadband, Networking and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

# SIMPLIFIED SCHEMATIC Input VIN PH TPS54614 BOOT PGND VBIAS VSENSE AGND Output

#### DESCRIPTION

The SWIFT™ family of dc/dc regulators, the TPS54611, TPS54612, TPS54613, TPS54614, TPS54615 and TPS54616 low-input voltage high-output current synchronous-buck PWM converters integrate all required active components. Included on the substrate are true, high-performance, voltage error amplifiers that provide high performance under transient conditions; an under-voltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54611–6 devices are available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT™ designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.



# PWP PACKAGE (TOP VIEW)



#### **AVAILABLE OPTIONS**

	OUTPUT	PACKAGED DEVICES		OUTPUT PACKAG	
TA	VOLTAGE	PLASTIC HTSSOP (PWP)†	TA	VOLTAGE	PLASTIC HTSSOP (PWP)†
	0.9 V	TPS54611PWP		1.8 V	TPS54614PWP
-40°C to 85°C	1.2 V	TPS54612PWP	-40°C to 85°C	2.5 V	TPS54615PWP
	1.5 V	TPS54613PWP		3.3 V	TPS54616PWP

<sup>†</sup> The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54616PWPR). See application section of data sheet for PowerPAD drawing and layout information.

# **Terminal Functions**

TERMINAL					
NAME	NO.	DESCRIPTION			
AGND	1	Analog ground. Return for slow-start capacitor, VBIAS capacitor, RT resistor FSEL. Make PowerPAD connection to AGND.			
воот	5	Bootstrap input. $0.022$ - $\mu F$ to $0.1$ - $\mu F$ low-ESR capacitor connected from BOOT to PH generates floating drive for the high-set FET driver.			
NC	3	No connection			
PGND	15–19	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors.			
PH	6–14	Phase input/output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.			
PWRGD	4	Power good open drain output. High-Z when VSENSE $\geq$ 90% $V_{ref}$ , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.			
RT	28	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency.			
SS/ENA	26	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.			
FSEL	27	Frequency select input. Provides logic input to select between two internally set switching frequencies.			
VBIAS	25	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low-ESR 0.1-µF to 1-µF ceramic capacitor.			
VIN	20–24	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low-ESR 1- $\mu$ F to 10- $\mu$ F ceramic capacitor.			
VSENSE	2	Error amplifier inverting input. Connect directly to output voltage sense point.			



# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range, V <sub>I</sub> : VIN, SS/ENA, FSEL	
RT	
VSENSE	0.3 V to 4 V
BOOT	–0.3 V to 17 V
Output voltage range, V <sub>O</sub> : VBIAS, PWRGD	0.3 V to 7 V
PH	–0.6 V to 10 V
Source current, I <sub>O</sub> : PH	Internally Limited
VBIAS	
Sink current, I <sub>S</sub> : PH	
SS/ENA, PWRGD	
Voltage differential, AGND to PGND	±0.3 V
Continuous power dissipation	See Power Dissipation Rating Table
Operating virtual junction temperature range, T.J	–40°C to 125°C
Storage temperature, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**‡

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T <sub>A</sub> = 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
28 Pin PWP with solder	18.2 °C/W	5.49 W§	3.02 W	2.20 W
28 Pin PWP without solder	40.5 °C/W	2.48 W	1.36 W	0.99 W

NOTE: For more information on the PWP package, refer to TI technical brief, literature number SLMA002.

- 1. 3" x 3", 4 layers, thickness: 0.062"
- 2. 1.5 oz. copper traces located on the top of the PCB
- 3. 1.5 oz. copper ground plane on the bottom of the PCB
- 4. 0.5 oz. copper ground planes on the 2 internal layers
- 5. 12 thermal vias (see "Recommended Land Pattern" in applications section of this data sheet)

# ADDITIONAL 6A SWIFT™ DEVICES

DEVICE	OUTPUT VOLTAGE
TPS54610	0.9 V to 3.3 V

# related dc/dc products

- UCC3585—dc/dc controller
- TPS759xx—7.5 A low dropout regulator
- PT6440 series—6 A plugin modules



<sup>&</sup>lt;sup>‡</sup> Test Board Conditions:

<sup>§</sup> Maximum power dissipation may be limited by over current protection.

# electrical characteristics, $T_J = -40^{\circ} C$ to 125°C, $V_I = 3$ V to 6 V (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPP	LY VOLTAGE, VIN						
	Input voltage range, VIN	١		3.0		6.0	٧
			$f_S = 350 \text{ kHz}$ , FSEL $\leq 0.8 \text{ V}$ , RT open, phase pin open		6.2	9.6	
l <sub>(Q)</sub>	Quiescent current		$f_S = 550 \text{ kHz}$ , FSEL $\leq 2.5 \text{ V}$ , RT open, phase pin open		8.4	12.8	mA
` ,			Shutdown, SS/ENA = 0 V		1	1.4	
UNDE	R VOLTAGE LOCK OUT						
	Start threshold voltage,	UVLO			2.95	3.0	V
	Stop threshold voltage,	UVLO		2.70	2.80		V
	Hysteresis voltage, UVI	_0		0.14	0.16		V
	Rising and falling edge UVLO	deglitch,	See Note 1		2.5		μs
BIAS	VOLTAGE		•				
	Output voltage, VBIAS		I(VBIAS) = 0	2.70	2.80	2.90	V
	Output current, VBIAS		See Note 2			100	μΑ
OUTP	UT VOLTAGE		•				<u>I</u>
			T <sub>J</sub> = 25°C, VIN = 5 V		0.9		V
		TPS54611	$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, \ 0 \le \text{I}_{L} \le 6 \text{ A}, \ -40^{\circ} \le \text{T}_{J} \le 125^{\circ}\text{C}$	-2.0%		2.0%	
			T <sub>J</sub> = 25°C, VIN = 5 V		1.2		V
		TPS54612	$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, \ 0 \le \text{I}_{L} \le 6 \text{ A}, \ -40^{\circ} \le \text{T}_{J} \le 125^{\circ}\text{C}$	-2.0%		2.0%	
		TPS54613	T <sub>J</sub> = 25°C, VIN = 5 V		1.5		V
			$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, \ 0 \le \text{I}_{L} \le 6 \text{ A}, \ -40^{\circ} \le \text{T}_{J} \le 125^{\circ}\text{C}$	-2.0%		2.0%	
V <sub>O</sub> Output voltage	Output voltage	TPS54614	T <sub>J</sub> = 25°C, VIN = 5 V		1.8		V
			$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, \ 0 \le \text{I}_{L} \le 6 \text{ A}, \ -40^{\circ} \le \text{T}_{J} \le 125^{\circ}\text{C}$	-3.0%		3.0%	
		TPS54615	T <sub>J</sub> = 25°C, VIN = 5 V		2.5		V
			$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, \ 0 \le \text{I}_{L} \le 6 \text{ A}, \ -40^{\circ} \le \text{T}_{J} \le 125^{\circ}\text{C}$	-3.0%		3.0%	
			T <sub>J</sub> = 25°C, VIN = 5 V		3.3		V
		TPS54616	$3 \text{ V} \le \text{VIN} \le 6 \text{ V}, \ 0 \le \text{I}_{L} \le 6 \text{ A}, \ -40^{\circ} \le \text{T}_{J} \le 125^{\circ}\text{C}$	-3.0%		3.0%	
REGU	JLATION		•				
	Line regulation (see No	tes 1 and 3)	$I_L = 3 \text{ A}, 350 \le f_S \le 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$		0.088		%/V
	Load regulation (see No	otes 1 and 3)	$I_L = 0 \text{ A to } 6 \text{ A}, 350 \le f_S \le 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$		0.0917		%/A
oscii	LLATOR						
	Internally set—free runr	ning	SYNC ≤ 0.8 V, RT open	280	350	420	
	frequency		SYNC ≥ 2.5 V, RT open	440	550	660	kHz
			RT = 180 k $\Omega$ (1% resistor to AGND)	252	280	308	
	Externally set—free running frequency range		RT = 100 k $\Omega$ (1% resistor to AGND)	460	500	540	kHz
			RT = 68 kΩ (1% resistor to AGND)	280	700	762	
	High level threshold, FSEL			2.5			V
	Low level threshold, FSEL					0.8	V
	Ramp valley		See Note 1		0.75		V
	Ramp amplitude (peak-	to-peak)	See Note 1		1		V
	Minimum controllable on time		See Note 1			200	ns
	Maximum duty cycle		See Note 1	90%			

NOTES: 1. Specified by design

Static resistive loads only
 Tested using circuit in Figure 10.



# electrical characteristics, $T_J = -40^{\circ}C$ to $125^{\circ}C$ , $V_I = 3$ V to 6 V (unless otherwise noted) (continued)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ERROR A	ERROR AMPLIFIER							
	Error amplifier open loop voltage gain	See Note 1		26		dB		
	Error amplifier unity gain bandwidth	See Note 1	3	5		MHz		
	Error amplifier common mode input voltage range	Powered by internal LDO (see Note 1)	0		VBIAS	V		
PWM CO	MPARATOR	•						
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding deadtime)	10-mV overdrive (see Note 1)		70	85	ns		
SLOW-S	TART/ENABLE	•						
	Enable threshold voltage, SS/ENA		0.95	1.20	1.40	V		
	Enable hysteresis voltage, SS/ENA	See Note 1		0.03		V		
	Falling edge deglitch, SS/ENA	See Note 1		2.5		μs		
	Internal slow-start time		2.6	3.35	4.1	ms		
	Charge current, SS/ENA	SS/ENA = 0V	3	5	8	μΑ		
	Discharge current, SS/ENA	SS/ENA = 1.3 V, V <sub>I</sub> = 1.5 V	1.5	2.3	4.0	mA		
POWER	GOOD							
	Power good threshold voltage	VSENSE falling		90		%Vo		
	Power good hysteresis voltage	See Note 1		3		%Vo		
	Power good falling edge deglitch	See Note 1		35		μs		
	Output saturation voltage, PWRGD	I <sub>(sink)</sub> = 2.5 mA		0.18	0.3	V		
	Leakage current, PWRGD	V <sub>I</sub> = 5.5 V			1	μΑ		
CURREN	IT LIMIT							
	0 18 8	V <sub>I</sub> = 3 V (see Note 1)	7.2	10				
	Current limit	V <sub>I</sub> = 6 V (see Note 1)	10	12		Α		
	Current limit leading edge blanking time			100		ns		
	Current limit total response time			200		ns		
THERMA	THERMAL SHUTDOWN							
	Thermal shutdown trip point	See Note 1	135	150	165	°C		
Thermal shutdown hysteresis		See Note 1		10		- J.		
OUTPUT	POWER MOSFETS							
<b>.</b>	Davis MOCEET aviitabas	I <sub>O</sub> = 3 A, V <sub>I</sub> = 6 V (see Note 4)		26	47	<b>~</b> 0		
r <sub>DS</sub> (on)	Power MOSFET switches	I <sub>O</sub> = 3 A, V <sub>I</sub> = 3 V (see Note 4)		36	65	mΩ		

NOTES: 1: Specified by design

4: Matched MOSFETs, low side  $r_{DS(on)}$  production tested, high side  $r_{DS(on)}$  specified by design.



# internal block diagram





# detailed description

### under voltage lock out (UVLO)

The TPS5461x incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

### slow-start/enable (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise. Refer to the following table for start up times for each device

DEVICE	OUTPUT VOLTAGE	SLOW-START	DEVICE	OUTPUT VOLTAGE	SLOW-START
TPS54611	0.9 V	3.3 ms	TPS54614	1.8 V	3.3 ms
TPS54612	1.2 V	4.5 ms	TPS54615	2.5 V	4.7 ms
TPS54613	1.5 V	5.6 ms	TPS54616	3.3 V	6.1 ms

The second function of the SS/ENA pin provides an external means for extending the slow-start time with a ceramic capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ uA}} \tag{1}$$

Second, as the output becomes active, a brief ramp up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (2)

The actual slow-start time is likely to be less than the above approximation due to the brief ramp up at the internal rate.

#### **VBIAS** regulator

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

# voltage reference

The voltage reference system produces a precise, temperature-stable voltage from a bandgap circuit. A scaling amplifier and DAC are then used to produce the reference voltages for each of the fixed output devices.



SLVS400A- AUGUST 2001 - REVISED JANUARY 2002

# detailed description (continued)

#### oscillator and PWM ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the FSEL pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor from the RT pin to AGND and floating the FSEL pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency = 
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (3)

The following table summarizes the frequency selection configurations:

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 180 k to 68 k

#### error amplifier

The high performance, wide bandwidth, voltage error amplifier is gain-limited to provide internal compensation of the control loop. The user is given limited flexibility in choosing output L and C filter components. Inductance values of 4.7  $\mu$ H to 10  $\mu$ H are typical and available from several vendors. The resulting designs exhibit good noise and ripple characteristics, but with exceptional transient response. Transient recovery times are typically in the range of 10  $\mu$ s to 20  $\mu$ s.

#### **PWM** control

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately set and reset the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset, and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as  $V_{ref}$ . If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54611 – TPS54616 devices are capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and the low-side FET turns on to decrease the energy in the output inductor and consequently decrease the output current. This process is repeated each cycle in which the current limit comparator is tripped.



# detailed description (continued)

#### dead-time control and MOSFET drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. The high-side and low-side drivers are designed with 300 mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and internal  $2.5-\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

# overcurrent protection

Cycle-by-cycle current limiting is achieved by sensing the current flow through the high-side MOSFET and a differential amplifier with preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100 ns leading edge blanking circuit prevents false tripping of current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

#### thermal shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point, and will start up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device will cycle continuously: starting up by control of the slow-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown trip point.

#### power good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE falls 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of  $V_{ref}$ , the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of  $V_{ref}$  and a 35- $\mu$ s falling edge deglitch circuit prevent tripping of the power good comparator due to high-frequency noise.



# TYPICAL CHARACTERISTICS






Figure 10 shows the schematic diagram for a typical TPS54614 application. The TPS54614 (U1) can provide greater than 6 A of output current at a nominal output voltage of 1.8 V. For proper operation, the exposed thermal PowerPAD underneath the integrated circuit package needs to be soldered to the printed-circuit board.




Figure 10. Application Circuit

# component selection

The values for the components used in this design example were selected using the SWIFT designer software tool. SWIFT designer provides a complete design environment for developing dc-dc converters using the TPS54614, or other devices in the SWIFT product family. Additional design information is available at www.ti.com.

# input filter

The input to the circuit is a nominal 3.3 VDC or 5 VDC. The input filter is a 220- $\mu$ F POSCAP capacitor, with a maximum allowable ripple current of 3 A. A 10- $\mu$ F ceramic capacitor for the TPS54614 is required, and must be located as close as possible to the device.

# feedback circuit

The output voltage of the converter is fed directly into the VSENSE pin of the TPS54614. The TPS54614 is internally compensated to provide stability of the output under varying line and load conditions.



# operating frequency

In the application circuit, 350 kHz operation is selected by leaving FSEL open. Different operating frequencies can be selected by connecting a resistor between RT pin and AGND. Choose the value of R using equation 4 for the desired operating frequency:

$$R = \frac{500 \text{ kHz}}{\text{SwitchingFrequency}} \times 100 \text{ k}\Omega$$
(4)

Alternately, a preset operating frequency of 550 kHz can be selected by leaving RT open and connecting the FSEL pin to V<sub>I</sub>.

# output filter

The output filter is composed of a  $5.2-\mu H$  inductor and a  $470-\mu F$  capacitor. The inductor is low dc resistance ( $16-m\Omega$ ) type, Sumida CDRH104R–5R2. The capacitor used is a 4-V POSCAP with a maximum ESR of  $40~m\Omega$ . The output filter components work with the internal compensation network to provide a stable closed loop response for the converter.

# grounding and PowerPAD layout

The TPS54611–16 have two internal grounds (analog and power). Inside the TPS54611–16, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. The PowerPAD is tied internally to the analog ground. Noise injected between the two grounds can degrade the performance of the TPS54611–16, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes should tie together directly at the IC to reduce noise between the two grounds. The only components that should tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54611–16. The layout of the TPS54614 evaluation module is representative of a recommended layout for a 4-layer board. Documentation for the TPS54614 evaluation module can be found on the Texas Instruments web site (www.ti.com) under the TPS54614 product folder. See the TPS54614–185 User's Guide, *TI literature number SLVU053*, and the application note, *TI literature number SLVA105*.

#### layout considerations for thermal performance

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposes area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.








Figure 11. Recommended Land Pattern for 28-Pin PWP PowerPAD

# performance graphs










Figure 16




Figure 17

#### **AMBIENT TEMPERATURE**




Figure 18




# **MECHANICAL DATA**

# PWP (R-PDSO-G\*\*)

# PowerPAD™ PLASTIC SMALL-OUTLINE

# 20 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

PowerPAD is a trademark of Texas Instruments



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated