




6.111 FPGA LABKIT SCHEMATIC





- | | | | |
|----|----------------------------|----|------------------------------|
| 2 | Audio CODEC | 16 | FPGA I/O Banks 2 and 3 |
| 3 | VGA Output | 17 | FPGA I/O Banks 4 and 5 |
| 4 | Video Encoder (TV Output) | 18 | FPGA I/O Banks 6 and 7 |
| 5 | Video Decoder (TV Input) | 19 | FPGA Power |
| 6 | RAM Bank 0 | 20 | SystemACE CompactFlash Port |
| 7 | RAM Bank 1 | 21 | SystemACE MPU and JTAG Ports |
| 8 | Flash ROM | 22 | SystemACE Power |
| 9 | RS-232 and PS/2 Ports | 23 | Configuration EPROMs |
| 10 | Alphanumeric Displays | 24 | Configuration Logic |
| 11 | Switches, LEDs, and Clocks | 25 | Power Supplies |
| 12 | User I/O: Banks 1 and 3 | 26 | Breadboards |
| 13 | User I/O: Banks 2 and 4 | 27 | Logic Analyzer Connectors |
| 14 | Daughtercard Connectors | 28 | Case Wiring |
| 15 | FPGA I/O Banks 0 and 1 | 29 | Revision History |



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

Schematic
Audio CODEC



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit

Rev. 004




Schematic
VGA Output


Sheet 3 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)

TV_OUT






Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139


Schematic

Video Decoder (TV Input)

RAM_BANK_0




The design supports a 72Mb CY7C1470V33 device for U8, but the actual device populated is a 18Mb CY7C1370C-167C (512k x 36)



All SRAM data, address, and control signal traces are 2.100in long.

The ZBT_CLOCK_FEEDBACK loop is also 2.100in long and is used to de-skew the SRAM clock



Massachusetts
Institute of
Technology

Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit

Rev. 004


Schematic
RAM Bank 0

Sheet 6 of 29


Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)

RAM_BANK_1




The design supports a 72Mb CY7C1470V33 device for U9, but the actual device populated is a 18Mb CY7C1370C-167C (512k x 36)



All SRAM data, address, and control signal traces are 2.100in long.

The ZBT_CLOCK_FEEDBACK loop is also 2.100in long and is used to de-skew the SRAM clock



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit



Rev. 004



Schematic
RAM Bank 1

Sheet 7 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)





Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit


Rev. 004







Schematic
RS-232 and PS/2 Ports

Sheet 9 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)





Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit

Rev. 004




Schematic

Switches, LEDs, and Clocks

Sheet 11 of 29







Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Department of Electrical Engineering and Computer Science
 77 Massachusetts Ave., Cambridge, Massachusetts, 02139


Schematic
 User I/O Banks 1 & 3



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

Schematic
User I/O Banks 2 & 4

DAUGHTER_CARD



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit

Rev. 004


Schematic

Daughter Card Connectors

Sheet 14 of 29


Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

Schematic
FPGA I/O Banks 0 and 1



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit


Rev. 004

Schematic
FPGA I/O Banks 2 and 3

Sheet 16 of 29


Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

Schematic
FPGA I/O Banks 4 and 5



Massachusetts
Institute of
Technology

Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit


Rev. 004

Schematic
FPGA I/O Banks 6 and 7


Sheet 18 of 29

Wed Feb 09, 2005


Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)




VCCIO Bypass Capacitors



VCCAUX Bypass Capacitors



VCCINT Bypass Capacitors




Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit Rev. 004



Schematic
FPGA Power

Sheet 19 of 29 Wed Feb 09, 2005
Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

Schematic
SystemACE CompactFlash Port



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit



Rev. 004

Schematic
SystemACE JTAG and MPU Ports

Sheet 21 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Massachusetts
Institute of
Technology

Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit


Rev. 004

Schematic
SystemACE Power

Sheet 22 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Install R124 only if U20 is not installed

Install R125 only if U21 is not installed



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit




Rev. 004





Schematic
Configuration EPROMs

Sheet 23 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)





Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit



Rev. 004

Schematic
Power Supplies





Sheet 25 of 29


Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139





Revision History (Circles: changes in revision 002; Triangles: changes in revision 003, Squares: changes in revision 004)

- ① Changed SystemACE clock source to built-in 27MHz oscillator
- ② Corrected "Init" LED logic.
- ③ Fixed polarity of -12V bus capacitor.
- ④ Added 12V linear regulators.
- ⑤ Moved ZBT_BANK1_CLK to FPGA pin Y9, so that it does not share a I/O pair with a non-clock signal.
- ⑥ Redesigned audio section around the LM4550 (instead of the AD1885). Removed the audio amplifier.
- ⑦ Added pre-load resistors to +5V and +12V busses.
- ⑧ Corrected CF configuration select switch polarity. ("Open" now means "0".)
- ⑨ Changed pinout of FPGA configuration flash to match revised datasheet.
- ⑩ Changed alphanumeric display part numbers to HCMS-2973. Eliminated 3.3V/5V configuration resistors. (Displays now hard-wired for 5V LED power, 3.3V logic power.)
- ⑪ Moved UIO_1_30 to FPGA pin J14 and UIO_3_29 to J13. Added SRAM clock feedback loop.
- ⑫ Combined power input jacks into one 6-pin jack.
- ⑬ Moved four of the SRAM bypass capacitors to the Flash sheet.
- ⑭ Renumbered all components.
- ⑮ Added sheet showing off-board circuitry.
- △ 16 Grounded CE1 and CE2 pins of flash memory. The flash chip is now enabled only by the single FLASH_ \overline{CE} net.
- △ 17 Moved the SRAM clock feedback net to FPGA pins AL28 and AJ16 (GCLK7S), in order to accomodate some clock routing restrictions in the FPGA.
- △ 18 Moved FLASH_A1 to FPGA pin AE14 to keep AH17 free. (GCLK6P is the differential pair of GCLK7S, the ram clock feedback input.)
- △ 19 Moved RS232_RTS from FPGA pin T3 to pin R3, so that ram signals are not paired with any non-ram signals.
- 20 Changed fuses to a larger package, and moved +/- 12V fuses before the regulators.
- 21 All Logic analyzer pods are now wired to the FPGA, and Agilent termination networks have been removed and replaced by 56 ohm series resistors.
- 22 Removed parallel termination resistors on CLOCK_27MHZ.
- 23 Completely revised configuration logic, eliminating the slave serial and SelectMAP ports, and combining the ERPOM and FPGA/SystemACE JTAG chains. Added a second EPROM component, enabling the use of XCF16P parts.
- 24 Removed R125 from CompactFlash interface. (This component was never installed on previous boards.)
- 25 Expanded TV_IN_YCRCY bus to 20 bits.
- 26 Case wiring diagram updated for new sheemetal chassis.



Department of Electrical Engineering and Computer Science
77 Massachusetts Ave., Cambridge, Massachusetts, 02139

6.111 FPGA Labkit

Rev. 004

Schematic
Revision History

Sheet 29 of 29

Wed Feb 09, 2005

Designed by N. Ickes (MIT), R. Ballantyne (Xilinx)