Quick & Thorough Verification of Processors and Hardware Accelerators

Saranyu Chattopadhyay, Caroline Trippel, Clark Barrett, Subhasish Mitra



Stanford University

Current Design Verification



Need design internal know-hows

<u>Generalized</u> Quick Error Detection



NO grubby internal know-hows

Future Scope

G-QED for large (Millions of gate) designs (G-QED thorough for 0.5M gate designs)

G-QED for deep (Trillion cycle) bugs (G-QED thorough up to ~100 cycles)

G-QED for side-channel security bugs (G-QED thorough for pre-silicon logic bugs)