

# Quick & Thorough Verification of Processors and Hardware Accelerators


Saranyu Chattopadhyay, Caroline Trippel, Clark Barrett, Subhasish Mitra



Stanford University

# Current Design Verification


## Major bottleneck



WILSON RESEARCH GROUP  
Market research at market speed

**Mentor**<sup>®</sup>  
A Siemens Business

## Bug escapes increasing




Need design internal know-hows

# Generalized Quick Error Detection

## 18X Productivity

Production Ready Designs



## Solid Theory

Hardware Accelerators + Processors

### G-QED Properties

**F**unctional  
**C**onsistency

**R**esponse  
**B**ound

**S**ingle **A**ction  
**C**orrect

'Hard' Bugs

Rest

Total Correctness

**NO** grubby internal know-hows

# Future Scope

**G-QED for large (Millions of gate) designs**

(G-QED thorough for 0.5M gate designs)

**G-QED for deep (Trillion cycle) bugs**

(G-QED thorough up to ~100 cycles)

**G-QED for side-channel security bugs**

(G-QED thorough for pre-silicon logic bugs)