Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFHIJKLMNOPRSTUVWXY

Signals index

I
 indisp : vga_textgrid2x : wire
J
 jtagCAPTURE : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:CAPTURE 
 jtagDRCK1 : jtag2mem : wire (used in @posedge)
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:DRCK1 
 jtagDRCK2 : jtag2mem : wire (used in @posedge)
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:DRCK2 
 jtagRESET : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:RESET 
 jtagSEL1 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:SEL1 
 jtagSEL2 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:SEL2 
 jtagSHIFT : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:SHIFT 
 jtagTDI : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:TDI 
 jtagTDO1 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:TDO1 
 jtagTDO2 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:TDO2 
 jtagUPDATE : jtag2mem : wire (used in @posedge)
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:UPDATE 
K
 keyboard_clock : jtag2mem_6111 : input
 keyboard_data : jtag2mem_6111 : input
L
 last_addr : jtag2mem : reg
 led : jtag2mem_6111 : output
 led_reg : jtag2mem_6111 : reg
 l_s : jtag2mem : reg
M
 mouse_clock : jtag2mem_6111 : input
 mouse_data : jtag2mem_6111 : input
 my_addr : jtag2mem : reg
N
 new_data : jtag2mem : reg
 next_addr : jtag2mem : wire
 nibble : display_16hex : reg
 nochar : vga_textgrid2x : reg
 noisy : debounce : input
Connects up to:jtag2mem_6111:db1:button_enter 
 n_s : jtag2mem : reg
O
 old_hhalf : vga_textgrid2x : reg
 old_hzero : vga_textgrid2x : reg
 old_ns : jtag2mem : reg
 outdat1 : jtag2mem : wire
 outdat2 : jtag2mem : wire
P
 pcount : vga_sync : reg
 pix1 : vga_textgrid22x : wire
Connects down to:vga_textgrid2x:vtg1:pixel 
 pix2 : vga_textgrid22x : wire
Connects down to:vga_textgrid2x:vtg2:pixel 
 pixel : vga_text : wire
 pixel : vga_textgrid22x : output
Connects up to:vga_text:vt:vtpix 
 pixel : vga_textgrid2x : output reg
Connects up to:vga_textgrid22x:vtg2:pix2 , vga_textgrid22x:vtg1:pix1 
 pix_clk : jtag2mem_6111 : wire
Connects down to:vga_text:vt1:pix_clk 
 pix_clk : vga_sync : output
Connects up to:vga_text:vga1:pix_clk 
 pix_clk : vga_text : output
Connects down to:vga_sync:vga1:pix_clk , vga_textgrid22x:vt:pix_clk 
Connects up to:jtag2mem_6111:vt1:pix_clk 
 pix_clk : vga_textgrid22x : input
Connects down to:vga_textgrid2x:vtg1:pix_clk , vga_textgrid2x:vtg2:pix_clk 
Connects up to:vga_text:vt:pix_clk 
 pix_clk : vga_textgrid2x : input
Connects up to:vga_textgrid22x:vtg1:pix_clk , vga_textgrid22x:vtg2:pix_clk 
 power_on_reset : jtag2mem_6111 : wire
Connects down to:SRL16:reset_sr:Q , debounce:db1:reset 
R
 ram0_address : jtag2mem_6111 : output
 ram0_adv_ld : jtag2mem_6111 : output
 ram0_bwe_b : jtag2mem_6111 : output
 ram0_cen_b : jtag2mem_6111 : output
 ram0_ce_b : jtag2mem_6111 : output
 ram0_clk : jtag2mem_6111 : output
 ram0_data : jtag2mem_6111 : inout
 ram0_oe_b : jtag2mem_6111 : output
 ram0_we_b : jtag2mem_6111 : output
 ram1_address : jtag2mem_6111 : output
 ram1_adv_ld : jtag2mem_6111 : output
 ram1_bwe_b : jtag2mem_6111 : output
 ram1_cen_b : jtag2mem_6111 : output
 ram1_ce_b : jtag2mem_6111 : output
 ram1_clk : jtag2mem_6111 : output
 ram1_data : jtag2mem_6111 : inout
 ram1_oe_b : jtag2mem_6111 : output
 ram1_we_b : jtag2mem_6111 : output
 ram_addr : jtag2mem : output reg
Connects up to:jtag2mem_6111:j2m:ram_addr1 
 ram_addr : jtag2mem_6111 : wire
Connects down to:cmem:cmem1:addra 
 ram_addr1 : jtag2mem_6111 : wire
Connects down to:jtag2mem:j2m:ram_addr 
 ram_addr2 : jtag2mem_6111 : wire
 ram_we : jtag2mem : output reg
Connects up to:jtag2mem_6111:j2m:ram_we1 
 ram_we : jtag2mem_6111 : wire
Connects down to:cmem:cmem1:wea 
 ram_we1 : jtag2mem_6111 : wire
Connects down to:jtag2mem:j2m:ram_we 
 ram_we2 : jtag2mem_6111 : wire
 read_data : jtag2mem : input
Connects up to:jtag2mem_6111:j2m:read_data1 
 read_data : jtag2mem_6111 : wire
Connects down to:cmem:cmem1:douta 
 read_data1 : jtag2mem_6111 : wire
Connects down to:jtag2mem:j2m:read_data 
 reg_ctrl : jtag2mem : reg
 reg_data : jtag2mem : reg
 reset : debounce : input
Connects up to:jtag2mem_6111:db1:power_on_reset 
 reset : display_16hex : input
Connects up to:jtag2mem_6111:hexdisp1:reset 
 reset : jtag2mem : input
Connects up to:jtag2mem_6111:j2m:reset 
 reset : jtag2mem_6111 : wire
Connects down to:vga_text:vt1:reset , jtag2mem:j2m:reset , display_16hex:hexdisp1:reset 
 reset : vga_text : input
Connects up to:jtag2mem_6111:vt1:reset 
 reset_count : display_16hex : reg
 rev : vga_disphex : input
 reverse : vga_textgrid2x : wire
 rev_latched : vga_textgrid2x : reg
 rev_sr : vga_disphex : reg
 rgb : jtag2mem_6111 : wire
Connects down to:vga_text:vt1:rgb 
 rgb : vga_text : output
Connects up to:jtag2mem_6111:vt1:rgb 
 rgb : vga_textgrid2x : input
Connects up to:vga_textgrid22x:vtg2:charrgb2 , vga_textgrid22x:vtg1:charrgb 
 rgb_latched : vga_textgrid2x : reg
 rs232_cts : jtag2mem_6111 : input
 rs232_rts : jtag2mem_6111 : output
 rs232_rxd : jtag2mem_6111 : input
 rs232_txd : jtag2mem_6111 : output
ABCDEFHIJKLMNOPRSTUVWXY
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Sun Dec 11 09:59:57 2005
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help