Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFHIJKLMNOPRSTUVWXY

Signals index

S
 sr : vga_disphex : reg
Connects down to:hex2ascii:h2a:hex 
 sr : vga_dispstr : reg
 state : display_16hex : reg
 state : jtag2mem_6111 : wire
Connects down to:jtag2mem:j2m:ctrl_state 
 switch : jtag2mem_6111 : input
 systemace_address : jtag2mem_6111 : output
 systemace_ce_b : jtag2mem_6111 : output
 systemace_data : jtag2mem_6111 : inout
 systemace_irq : jtag2mem_6111 : input
 systemace_mpbrdy : jtag2mem_6111 : input
 systemace_oe_b : jtag2mem_6111 : output
 systemace_we_b : jtag2mem_6111 : output
T
 testfill : jtag2mem_6111 : wire
 the_ctrl : jtag2mem : wire
 the_data : jtag2mem : wire
 the_we : jtag2mem : wire
 tv_in_aef : jtag2mem_6111 : input
 tv_in_aff : jtag2mem_6111 : input
 tv_in_clock : jtag2mem_6111 : output
 tv_in_data_valid : jtag2mem_6111 : input
 tv_in_fifo_clock : jtag2mem_6111 : output
 tv_in_fifo_read : jtag2mem_6111 : output
 tv_in_hff : jtag2mem_6111 : input
 tv_in_i2c_clock : jtag2mem_6111 : output
 tv_in_i2c_data : jtag2mem_6111 : inout
 tv_in_iso : jtag2mem_6111 : output
 tv_in_line_clock1 : jtag2mem_6111 : input
 tv_in_line_clock2 : jtag2mem_6111 : input
 tv_in_reset_b : jtag2mem_6111 : output
 tv_in_ycrcb : jtag2mem_6111 : input
 tv_out_blank_b : jtag2mem_6111 : output
 tv_out_clock : jtag2mem_6111 : output
 tv_out_hsync_b : jtag2mem_6111 : output
 tv_out_i2c_clock : jtag2mem_6111 : output
 tv_out_i2c_data : jtag2mem_6111 : output
 tv_out_pal_ntsc : jtag2mem_6111 : output
 tv_out_reset_b : jtag2mem_6111 : output
 tv_out_subcar_reset : jtag2mem_6111 : output
 tv_out_vsync_b : jtag2mem_6111 : output
 tv_out_ycrcb : jtag2mem_6111 : output
U
 user1 : jtag2mem_6111 : inout
 user2 : jtag2mem_6111 : inout
 user3 : jtag2mem_6111 : inout
 user4 : jtag2mem_6111 : inout
 user_reset : jtag2mem_6111 : wire
Connects down to:debounce:db1:clean 
V
 v : vga_textgrid2x : reg
 vblank : vga_sync : reg
 vblankon : vga_sync : wire
 vclock : vga_textgrid22x : input (used in @posedge)
Connects down to:font1224_rom:fr:clk , vga_textgrid2x:vtg1:vclock , vga_textgrid2x:vtg2:vclock 
Connects up to:vga_text:vt:clk 
 vclock : vga_textgrid2x : input (used in @posedge)
Connects up to:vga_textgrid22x:vtg1:vclock , vga_textgrid22x:vtg2:vclock 
 vcount : vga_sync : output reg
Connects up to:vga_text:vga1:vcount 
 vcount : vga_text : wire
Connects down to:vga_sync:vga1:vcount , vga_textgrid22x:vt:vcount 
 vcount : vga_textgrid22x : input
Connects down to:vga_textgrid2x:vtg1:vcount , vga_textgrid2x:vtg2:vcount 
Connects up to:vga_text:vt:vcount 
 vcount : vga_textgrid2x : input
Connects up to:vga_textgrid22x:vtg1:vcount , vga_textgrid22x:vtg2:vcount 
 vga_hs : vga_text : output
Connects down to:vga_sync:vga1:hsync 
Connects up to:jtag2mem_6111:vt1:vga_out_hsync 
 vga_out_blank_b : jtag2mem_6111 : output
 vga_out_blue : jtag2mem_6111 : output
 vga_out_green : jtag2mem_6111 : output
 vga_out_hsync : jtag2mem_6111 : output
Connects down to:vga_text:vt1:vga_hs 
 vga_out_pixel_clock : jtag2mem_6111 : output
 vga_out_red : jtag2mem_6111 : output
 vga_out_sync_b : jtag2mem_6111 : output
 vga_out_vsync : jtag2mem_6111 : output
Connects down to:vga_text:vt1:vga_vs 
 vga_vs : vga_text : output
Connects down to:vga_sync:vga1:vsync 
Connects up to:jtag2mem_6111:vt1:vga_out_vsync 
 vnext : vga_textgrid2x : reg
 vreset : vga_sync : wire
 vsync : vga_sync : output reg
Connects up to:vga_text:vga1:vga_vs 
 vsyncoff : vga_sync : wire
 vsyncon : vga_sync : wire
 vtpix : vga_text : wire
Connects down to:vga_textgrid22x:vt:pixel 
 vzero : vga_textgrid2x : wire
 v_addr : jtag2mem_6111 : wire
Connects down to:cmem:cmem1:addrb 
 v_data : jtag2mem_6111 : wire
Connects down to:cmem:cmem1:doutb 
ABCDEFHIJKLMNOPRSTUVWXY
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Sun Dec 11 09:59:58 2005

Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help