| Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| A | B | C | D | F | I | K | L | M | N | O | P | R | S | T | U | V | W | X |
| F |
| Connects down to: | dds_8bit:dds1:DATA |
| Connects down to: | audio:myaudio:audio_in_data |
| I |
| Connects up to: | dds_sample:uud1:digselect |
| Connects down to: | user_updown3:uud1:initval |
| Connects up to: | dds_sample:uud1:initval |
| K |
| L |
| Connects up to: | audio:ac97:left_out_data |
| Connects up to: | audio:ac97:left_in_data |
| Connects down to: | ac97:ac97:left_in_data |
| Connects down to: | ac97:ac97:left_data |
| M |
| N |
| Connects up to: | dds_sample:dbreset:button_enter , user_updown3:dbd:b_down , user_updown3:dbu:b_up |
| A | B | C | D | F | I | K | L | M | N | O | P | R | S | T | U | V | W | X |
| Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| This page: | Created: | Thu Dec 8 21:42:35 2005 |
| Verilog converted to html by v2html 7.30 (written by Costas Calamvokis). | Help |