Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDFIJKLMNOPRSTUVWX

Signals index

F
 fcoef_ld : filter_sample : wire
Connects down to:fir_filter:ff1:COEF_LD 
 filter_in : filter_sample : wire
Connects down to:fir_filter:ff1:DIN 
 filter_out : filter_sample : wire
Connects down to:fir_filter:ff1:DOUT 
 flash_address : filter_sample : output
 flash_byte_b : filter_sample : output
 flash_ce_b : filter_sample : output
 flash_data : filter_sample : inout
 flash_oe_b : filter_sample : output
 flash_reset_b : filter_sample : output
 flash_sts : filter_sample : input
 flash_we_b : filter_sample : output
 fld_din : filter_sample : reg
Connects down to:fir_filter:ff1:LD_DIN 
 fld_we : filter_sample : wire
Connects down to:fir_filter:ff1:LD_WE 
 frdy : filter_sample : wire
Connects down to:fir_filter:ff1:RDY 
 freq : filter_sample : wire
Connects down to:dds_20bit:dds1:DATA 
 freq_sweep : filter_sample : reg
 frfd : filter_sample : wire
Connects down to:fir_filter:ff1:RFD 
 from_ac97_data : filter_sample : wire
Connects down to:audio:myaudio:audio_in_data 
I
 idx : filter_sample : wire
 incidx : user_updown3 : input
Connects up to:filter_sample:uud1:digselect 
 index : tone750hz : reg
 initval : filter_sample : wire
Connects down to:user_updown3:uud1:initval 
 initval : user_updown3 : input
Connects up to:filter_sample:uud1:initval 
J
 jtagCAPTURE : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:CAPTURE 
 jtagDRCK1 : jtag2mem : wire (used in @posedge)
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:DRCK1 
 jtagDRCK2 : jtag2mem : wire (used in @posedge)
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:DRCK2 
 jtagRESET : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:RESET 
 jtagSEL1 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:SEL1 
 jtagSEL2 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:SEL2 
 jtagSHIFT : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:SHIFT 
 jtagTDI : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:TDI 
 jtagTDO1 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:TDO1 
 jtagTDO2 : jtag2mem : wire
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:TDO2 
 jtagUPDATE : jtag2mem : wire (used in @posedge)
Connects down to:BSCAN_VIRTEX2:BSCAN_VIRTEX2_inst:UPDATE 
 jtag_addr : filter_sample : wire
Connects down to:jtag2mem:j2m:ram_addr 
 jtag_read : filter_sample : wire
Connects down to:jtag2mem:j2m:read_data 
 jtag_we : filter_sample : wire
Connects down to:jtag2mem:j2m:ram_we 
 jtag_write : filter_sample : wire
Connects down to:jtag2mem:j2m:write_data 
K
 keyboard_clock : filter_sample : input
 keyboard_data : filter_sample : input
L
 last_addr : jtag2mem : reg
 LD_DIN : fir_filter : input
Connects down to:C_DA_FIR_V9_0:inst:LD_DIN 
Connects up to:filter_sample:ff1:fld_din 
 LD_WE : fir_filter : input
Connects down to:C_DA_FIR_V9_0:inst:LD_WE 
Connects up to:filter_sample:ff1:fld_we 
 led : filter_sample : output
 left_data : ac97 : input
Connects up to:audio:ac97:left_out_data 
 left_in_data : ac97 : output reg
Connects up to:audio:ac97:left_in_data 
 left_in_data : audio : wire
Connects down to:ac97:ac97:left_in_data 
 left_out_data : audio : wire
Connects down to:ac97:ac97:left_data 
 left_valid : ac97 : input
 loaded_flag : filter_sample : reg
 load_coefs : filter_sample : reg
 l_cmd_addr : ac97 : reg
 l_cmd_data : ac97 : reg
 l_cmd_v : ac97 : reg
 l_left_data : ac97 : reg
 l_left_v : ac97 : reg
 l_right_data : ac97 : reg
 l_right_v : ac97 : reg
 l_s : jtag2mem : reg
ABCDFIJKLMNOPRSTUVWX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Sun Dec 11 13:11:05 2005
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help