Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDFIJKLMNOPRSTUVWX

Signals index

O
 old_freq : filter_sample : reg
 old_ns : jtag2mem : reg
 old_ready : ac97commands : reg
 old_ready : filter_sample : reg
 old_ready : tone750hz : reg
 outdat1 : jtag2mem : wire
 outdat2 : jtag2mem : wire
P
 pcm_data : tone750hz : output reg
 pcount : user_updown3 : reg
 power_on_reset : filter_sample : wire
Connects down to:SRL16:reset_sr:Q , audio:myaudio:reset 
R
 ram0_address : filter_sample : output
 ram0_adv_ld : filter_sample : output
 ram0_bwe_b : filter_sample : output
 ram0_cen_b : filter_sample : output
 ram0_ce_b : filter_sample : output
 ram0_clk : filter_sample : output
 ram0_data : filter_sample : inout
 ram0_oe_b : filter_sample : output
 ram0_we_b : filter_sample : output
 ram1_address : filter_sample : output
 ram1_adv_ld : filter_sample : output
 ram1_bwe_b : filter_sample : output
 ram1_cen_b : filter_sample : output
 ram1_ce_b : filter_sample : output
 ram1_clk : filter_sample : output
 ram1_data : filter_sample : inout
 ram1_oe_b : filter_sample : output
 ram1_we_b : filter_sample : output
 ram_addr : jtag2mem : output reg
Connects up to:filter_sample:j2m:jtag_addr 
 ram_we : jtag2mem : output reg
Connects up to:filter_sample:j2m:jtag_we 
 RDY : dds_20bit : output
Connects up to:filter_sample:dds1:rdy 
 rdy : filter_sample : wire
Connects down to:dds_20bit:dds1:RDY 
 RDY : fir_filter : output
Connects down to:C_DA_FIR_V9_0:inst:RDY 
Connects up to:filter_sample:ff1:frdy 
 rdy : tone750hz : reg
 ready : ac97 : output reg
Connects up to:audio:ac97:ready 
 ready : ac97commands : input
Connects up to:audio:cmds:ready 
 ready : audio : output
Connects down to:ac97:ac97:ready , ac97commands:cmds:ready 
Connects up to:filter_sample:myaudio:audio_ready 
 ready : tone750hz : input
 read_data : jtag2mem : input
Connects up to:filter_sample:j2m:jtag_read 
 reg_ctrl : jtag2mem : reg
 reg_data : jtag2mem : reg
 reset : audio : input
Connects up to:filter_sample:myaudio:power_on_reset 
 reset : debounce : input
 reset : display_16hex : input
Connects up to:filter_sample:d1:reset 
 reset : filter_sample : wire
Connects down to:user_updown3:uud1:reset , jtag2mem:j2m:reset , display_16hex:d1:reset 
 reset : jtag2mem : input
Connects up to:filter_sample:j2m:reset 
 reset : user_updown3 : input
Connects up to:filter_sample:uud1:reset 
 reset_count : audio : reg
 reset_count : display_16hex : reg
 rfd : filter_sample : wire
 RFD : fir_filter : output
Connects down to:C_DA_FIR_V9_0:inst:RFD 
Connects up to:filter_sample:ff1:frfd 
 right_data : ac97 : input
Connects up to:audio:ac97:right_out_data 
 right_in_data : ac97 : output reg
Connects up to:audio:ac97:right_in_data 
 right_in_data : audio : wire
Connects down to:ac97:ac97:right_in_data 
 right_out_data : audio : wire
Connects down to:ac97:ac97:right_data 
 right_valid : ac97 : input
 rs232_cts : filter_sample : input
 rs232_rts : filter_sample : output
 rs232_rxd : filter_sample : input
 rs232_txd : filter_sample : output
ABCDFIJKLMNOPRSTUVWX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Sun Dec 11 13:11:05 2005
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help