Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
A | D | F | M | O | T | V |
A |
File: | adc_driver.v |
Instantiated by: | fft_sample:ad1 |
D |
File: | debounce.v |
Instantiated by: | fft_sample:dbreset |
File: | display_16hex.v |
Instantiated by: | fft_sample:d1 |
F |
File: | fft_256pt_8bit.v |
Instantiates: | XFFT_V3_1:inst |
Instantiated by: | fft_sample:fft1 |
File: | fft_sample.v |
Instantiates: | DCM:vclk1 , BUFG:vclk2 , SRL16:reset_sr , debounce:dbreset , adc_driver:ad1 , fft_256pt_8bit:fft1 , offset_to_twos:ott1 , math_8bit_mult:m8m_signed1 , math_8bit_mult:m8m_signed2 , vga_sync:vga1 , vga_graph2_buf:vg1 , display_16hex:d1 |
M |
File: | math_8bit_mult.v |
Instantiates: | MULT_GEN_V7_0:inst |
Instantiated by: | fft_sample:m8m_signed1 , fft_sample:m8m_signed2 |
O |
File: | twos2off.v |
Instantiated by: | fft_sample:ott1 |
T |
File: | twos2off.v |
V |
File: | vga_graph2_buf.v |
Instantiated by: | fft_sample:vg1 |
File: | vga_sync.v |
Instantiated by: | fft_sample:vga1 |
A | D | F | M | O | T | V |
Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
This page: | Created: | Thu Dec 8 21:40:41 2005 |
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis). | Help |