Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | X |
A |
Connects down to: | MULT_GEN_V7_0:inst:A |
Connects up to: | fft_sample:m8m_signed2:xk_im , fft_sample:m8m_signed1:xk_re |
Connects up to: | fft_sample:ad1:adc_clk |
Connects down to: | adc_driver:ad1:adc_clk |
Connects up to: | fft_sample:ad1:adc_cs_b |
Connects down to: | adc_driver:ad1:adc_cs_b |
Connects up to: | fft_sample:ad1:adc_data0 |
Connects down to: | adc_driver:ad1:adc_data0 |
Connects up to: | fft_sample:ad1:adc_data1 |
Connects down to: | adc_driver:ad1:adc_data1 |
Connects down to: | adc_driver:ad1:rdy |
Connects down to: | adc_driver:ad1:v0 |
Connects down to: | adc_driver:ad1:v1 |
B |
Connects down to: | MULT_GEN_V7_0:inst:B |
Connects up to: | fft_sample:m8m_signed2:xk_im , fft_sample:m8m_signed1:xk_re |
Connects down to: | vga_sync:vga1:blank |
Connects up to: | fft_sample:vga1:blank |
Connects down to: | XFFT_V3_1:inst:BUSY |
Connects up to: | fft_sample:fft1:fft_busy |
Connects down to: | debounce:dbreset:noisy |
C |
Connects down to: | XFFT_V3_1:inst:CE |
Connects up to: | fft_sample:fft1:fft_ce |
Connects up to: | fft_sample:dbreset:user_reset |
Connects up to: | fft_sample:ad1:clk |
Connects up to: | fft_sample:dbreset:clk |
Connects down to: | XFFT_V3_1:inst:CLK |
Connects up to: | fft_sample:fft1:clk |
Connects down to: | SRL16:reset_sr:CLK , debounce:dbreset:clk , adc_driver:ad1:clk , fft_256pt_8bit:fft1:clk , math_8bit_mult:m8m_signed1:clk , math_8bit_mult:m8m_signed2:clk , vga_sync:vga1:clk , vga_graph2_buf:vg1:vclock , display_16hex:d1:clock_27mhz |
Connects down to: | MULT_GEN_V7_0:inst:CLK |
Connects up to: | fft_sample:m8m_signed1:clk , fft_sample:m8m_signed2:clk |
Connects up to: | fft_sample:vga1:clk |
Connects down to: | vga_graph2_buf:vg1:dclk |
Connects up to: | fft_sample:d1:clk |
Connects down to: | DCM:vclk1:CLKIN |
Connects down to: | BUFG:vclk2:O |
Connects down to: | DCM:vclk1:CLKFX , BUFG:vclk2:I |
A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | X |
Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
This page: | Created: | Thu Dec 8 21:40:41 2005 |
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis). | Help |