| Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | X |
| G |
| Connects down to: | vga_graph2_buf:vg1:data1 |
| Connects down to: | vga_graph2_buf:vg1:data2 |
| Connects down to: | vga_graph2_buf:vg1:pixel |
| H |
| Connects down to: | vga_sync:vga1:hcount , vga_graph2_buf:vg1:hcount |
| Connects up to: | fft_sample:vg1:hcount |
| Connects up to: | fft_sample:vga1:hcount |
| Connects up to: | fft_sample:vga1:vga_out_hsync |
| I |
| Connects down to: | math_8bit_mult:m8m_signed2:q |
| K |
| L |
| M |
| N |
| Connects up to: | fft_sample:dbreset:button_enter |
| O |
| P |
| Connects down to: | offset_to_twos:ott1:shifted |
| Connects up to: | fft_sample:vg1:gpix |
| Connects down to: | vga_sync:vga1:pix_clk , vga_graph2_buf:vg1:pix_clk |
| Connects up to: | fft_sample:vg1:pix_clk |
| Connects up to: | fft_sample:vga1:pix_clk |
| Connects down to: | SRL16:reset_sr:Q |
| Q |
| Connects down to: | MULT_GEN_V7_0:inst:Q |
| Connects up to: | fft_sample:m8m_signed1:re_sq , fft_sample:m8m_signed2:im_sq |
| R |
| Connects up to: | fft_sample:ad1:adc_rdy |
| Connects up to: | fft_sample:d1:reset |
| Connects down to: | vga_graph2_buf:vg1:reset , display_16hex:d1:reset |
| Connects up to: | fft_sample:vg1:reset |
| Connects down to: | math_8bit_mult:m8m_signed1:q |
| Connects down to: | XFFT_V3_1:inst:RFD |
| Connects up to: | fft_sample:fft1:fft_rfd |
| A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | X |
| Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| This page: | Created: | Thu Dec 8 21:40:41 2005 |
| Verilog converted to html by v2html 7.30 (written by Costas Calamvokis). | Help |