Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIKLMNOPQRSTUVX

Signals index

V
 v0 : adc_driver : output reg
Connects up to:fft_sample:ad1:adc_v0 
 v1 : adc_driver : output reg
Connects up to:fft_sample:ad1:adc_v1 
 vblank : vga_sync : reg
 vblankon : vga_sync : wire
 vclock : vga_graph2_buf : input (used in @posedge)
Connects up to:fft_sample:vg1:clk 
 vcount : fft_sample : wire
Connects down to:vga_sync:vga1:vcount , vga_graph2_buf:vg1:vcount 
 vcount : vga_graph2_buf : input
Connects up to:fft_sample:vg1:vcount 
 vcount : vga_sync : output reg
Connects up to:fft_sample:vga1:vcount 
 vdat : fft_sample : wire
Connects down to:offset_to_twos:ott1:twos 
 vdat1 : vga_graph2_buf : reg
 vdat2 : vga_graph2_buf : reg
 vga_out_blank_b : fft_sample : output
 vga_out_blue : fft_sample : output
 vga_out_green : fft_sample : output
 vga_out_hsync : fft_sample : output
Connects down to:vga_sync:vga1:hsync 
 vga_out_pixel_clock : fft_sample : output
 vga_out_red : fft_sample : output
 vga_out_sync_b : fft_sample : output
 vga_out_vsync : fft_sample : output
Connects down to:vga_sync:vga1:vsync 
 view_cycle : vga_graph2_buf : reg
 view_done : vga_graph2_buf : wire
 voff : vga_graph2_buf : wire
 vreset : vga_sync : wire
 vsync : vga_sync : output reg
Connects up to:fft_sample:vga1:vga_out_vsync 
 vsyncoff : vga_sync : wire
 vsyncon : vga_sync : wire
X
 xk_im : fft_256pt_8bit : output
Connects down to:XFFT_V3_1:inst:XK_IM 
Connects up to:fft_sample:fft1:xk_im 
 xk_im : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:xk_im , math_8bit_mult:m8m_signed2:a , math_8bit_mult:m8m_signed2:b 
 xk_index : fft_256pt_8bit : output
Connects down to:XFFT_V3_1:inst:XK_INDEX 
Connects up to:fft_sample:fft1:xk_index 
 xk_index : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:xk_index 
 xk_re : fft_256pt_8bit : output
Connects down to:XFFT_V3_1:inst:XK_RE 
Connects up to:fft_sample:fft1:xk_re 
 xk_re : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:xk_re , math_8bit_mult:m8m_signed1:a , math_8bit_mult:m8m_signed1:b 
 xnew : debounce : reg
 xn_im : fft_256pt_8bit : input
Connects down to:XFFT_V3_1:inst:XN_IM 
Connects up to:fft_sample:fft1:xn_im 
 xn_im : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:xn_im 
 xn_index : fft_256pt_8bit : output
Connects down to:XFFT_V3_1:inst:XN_INDEX 
Connects up to:fft_sample:fft1:xn_index 
 xn_index : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:xn_index 
 xn_re : fft_256pt_8bit : input
Connects down to:XFFT_V3_1:inst:XN_RE 
Connects up to:fft_sample:fft1:xn_re 
 xn_re : fft_sample : reg
Connects down to:fft_256pt_8bit:fft1:xn_re 
ABCDEFGHIKLMNOPQRSTUVX
HierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Thu Dec 8 21:40:41 2005
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help