Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIKLMNOPQRSTUVX

Signals index

S
 scale_sch : fft_256pt_8bit : input
Connects down to:XFFT_V3_1:inst:SCALE_SCH 
Connects up to:fft_sample:fft1:scale_sch 
 scale_sch : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:scale_sch 
 scale_sch_we : fft_256pt_8bit : input
Connects down to:XFFT_V3_1:inst:SCALE_SCH_WE 
Connects up to:fft_sample:fft1:scale_sch_we 
 scale_sch_we : fft_sample : wire
Connects down to:fft_256pt_8bit:fft1:scale_sch_we 
 shifted : offset_to_twos : input
Connects up to:fft_sample:ott1:pdat 
 shifted : twos_to_offset : output wire
 sign : offset_to_twos : wire
 sign : twos_to_offset : wire
 start : fft_256pt_8bit : input
Connects down to:XFFT_V3_1:inst:START 
Connects up to:fft_sample:fft1:fft_start 
 state : display_16hex : reg
 switch : fft_sample : input
 systemace_address : fft_sample : output
 systemace_ce_b : fft_sample : output
 systemace_data : fft_sample : inout
 systemace_irq : fft_sample : input
 systemace_mpbrdy : fft_sample : input
 systemace_oe_b : fft_sample : output
 systemace_we_b : fft_sample : output
T
 tmp0 : adc_driver : reg
 tmp1 : adc_driver : reg
 tv_in_aef : fft_sample : input
 tv_in_aff : fft_sample : input
 tv_in_clock : fft_sample : output
 tv_in_data_valid : fft_sample : input
 tv_in_fifo_clock : fft_sample : output
 tv_in_fifo_read : fft_sample : output
 tv_in_hff : fft_sample : input
 tv_in_i2c_clock : fft_sample : output
 tv_in_i2c_data : fft_sample : inout
 tv_in_iso : fft_sample : output
 tv_in_line_clock1 : fft_sample : input
 tv_in_line_clock2 : fft_sample : input
 tv_in_reset_b : fft_sample : output
 tv_in_ycrcb : fft_sample : input
 tv_out_blank_b : fft_sample : output
 tv_out_clock : fft_sample : output
 tv_out_hsync_b : fft_sample : output
 tv_out_i2c_clock : fft_sample : output
 tv_out_i2c_data : fft_sample : output
 tv_out_pal_ntsc : fft_sample : output
 tv_out_reset_b : fft_sample : output
 tv_out_subcar_reset : fft_sample : output
 tv_out_vsync_b : fft_sample : output
 tv_out_ycrcb : fft_sample : output
 twos : offset_to_twos : output wire
Connects up to:fft_sample:ott1:vdat 
 twos : twos_to_offset : input
U
 user1 : fft_sample : inout
 user2 : fft_sample : inout
 user3 : fft_sample : inout
 user4 : fft_sample : inout
 user_reset : fft_sample : wire
Connects down to:debounce:dbreset:clean 
ABCDEFGHIKLMNOPQRSTUVX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Thu Dec 8 21:40:41 2005
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help